Luminary Micro Stellaris Series User manual

DM-LM3SFAM-04 Copyright © 2005-2007 Luminary Micro, Inc.
Stellaris® Family
Development Board
USER’S MANUAL

2February 6, 2007
Legal Disclaimers and Trademark Information
INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH LUMINARY MICRO PRODUCTS. NO LICENSE,
EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS
DOCUMENT. EXCEPT AS PROVIDED IN LUMINARY MICRO’S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS,
LUMINARY MICRO ASSUMES NO LIABILITY WHATSOEVER, AND LUMINARY MICRO DISCLAIMS ANY EXPRESS OR IMPLIED
WARRANTY, RELATING TO SALE AND/OR USE OF LUMINARY MICRO’S PRODUCTS INCLUDING LIABILITY OR WARRANTIES
RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT
OR OTHER INTELLECTUAL PROPERTY RIGHT. LUMINARY MICRO’S PRODUCTS ARE NOT INTENDED FOR USE IN MEDICAL,
LIFE SAVING, OR LIFE-SUSTAINING APPLICATIONS.
Luminary Micro may make changes to specifications and product descriptions at any time, without notice. Contact your local Luminary Micro
sales office or your distributor to obtain the latest specifications before placing your product order.
Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Luminary Micro
reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to
them.
Copyright © 2006-2007 Luminary Micro, Inc. All rights reserved. Stellaris is a registered trademark and the Luminary Micro logo is a trademark
of Luminary Micro, Inc. or its subsidiaries in the United States and other countries. ARM and Thumb are registered trademarks, and Cortex is a
trademark of ARM Limited. Other names and brands may be claimed as the property of others.
Luminary Micro, Inc.
108 Wild Basin, Suite 350
Austin, TX 78746
Main: [phone]
Fax: [phone]
http://www.luminarymicro.com

Stellaris® Family Development Board User’s Manual
February 6, 2007 3
Revision History
This table provides a summary of the document revisions.
Date Revision Description
March 2006 00 Initial release of doc to customers.
May 2006 01 Release of DB48 daughterboard and documentation.
May 2006 02 Added missing DB48 schematics to board manual PDF.
July 2006 03 Switched DB48 Layout 1 and Layout 2 figures so most current board is first.
Added QEI text to Headers paragraph in Chapter 1.
February 2007 04 Release of revision 3 of motherboard, which adds two headers: JP34 and JP35.

4February 6, 2007

Stellaris® Family Development Board User’s Manual
February 6, 2007 5
Table of Contents
Chapter 1: Stellaris® Family Development Board ......................................................................................... 9
Features.............................................................................................................................................................. 9
Block Diagram .................................................................................................................................................. 10
Functional Description ...................................................................................................................................... 11
Daughterboard .............................................................................................................................................. 11
UART ............................................................................................................................................................ 11
Headers ........................................................................................................................................................ 11
Potentiometer................................................................................................................................................ 11
Photocell ....................................................................................................................................................... 11
User LEDs..................................................................................................................................................... 11
User Pushbutton ........................................................................................................................................... 11
JTAG Debug Connector................................................................................................................................ 12
USB Debug ................................................................................................................................................... 12
I2C EEPROM Memory.................................................................................................................................. 12
SPI Flash Memory ........................................................................................................................................ 12
Buzzer........................................................................................................................................................... 12
Real-Time Clock ........................................................................................................................................... 12
External Reset .............................................................................................................................................. 12
Prototype Area .............................................................................................................................................. 12
Peripheral Device Controller (PDC) .............................................................................................................. 12
Power Supply................................................................................................................................................ 13
Motherboard Layout...................................................................................................................................... 13
Development Board Configuration.................................................................................................................... 14
Daughterboard Installation............................................................................................................................ 14
UART ............................................................................................................................................................ 14
SPI Port (On-Board Peripherals) .................................................................................................................. 14
I2C Port ......................................................................................................................................................... 14
Buzzer........................................................................................................................................................... 14
LCD Panel, DIP Switch, LEDs, and GPIOs .................................................................................................. 14
User Pushbutton ........................................................................................................................................... 15
User LEDs..................................................................................................................................................... 15
Photocell ....................................................................................................................................................... 15
Potentiometer................................................................................................................................................ 15
JTAG Debug Connector................................................................................................................................ 15
USB Debug ................................................................................................................................................... 15
32.768-KHz Clock Oscillator ......................................................................................................................... 15
Reset Switch ................................................................................................................................................. 16
GPIO Headers .............................................................................................................................................. 16
Power............................................................................................................................................................ 16
Peripheral Device Controller (PDC).................................................................................................................. 16
Stellaris Microcontroller to PDC Interface ..................................................................................................... 17
PDC I/O......................................................................................................................................................... 17
PDC Registers .............................................................................................................................................. 18

6February 6, 2007
SPI Protocol .................................................................................................................................................. 19
Chapter 2: DB28 Daughterboard ................................................................................................................... 21
Features............................................................................................................................................................ 21
Block Diagram .................................................................................................................................................. 21
Daughterboard Interface................................................................................................................................... 21
Daughterboard Layout ...................................................................................................................................... 22
Shunt Jumper ................................................................................................................................................... 23
Development Board Signal Usage.................................................................................................................... 24
Chapter 3: DB48 Daughterboard ................................................................................................................... 27
Features............................................................................................................................................................ 27
Block Diagram .................................................................................................................................................. 27
Daughterboard Interface................................................................................................................................... 27
Daughterboard Layout ...................................................................................................................................... 28
Shunt Jumpers.................................................................................................................................................. 30
Development Board Signal Usage.................................................................................................................... 31
Appendix A: Contact Information ................................................................................................................. 35
Appendix B: Schematics................................................................................................................................ 37

Stellaris® Family Development Board User’s Manual
February 6, 2007 7
List of Figures
Figure 1-1. Stellaris® Family Development Board Block Diagram .................................................................. 10
Figure 1-2. Stellaris Family Motherboard Layout ............................................................................................ 13
Figure 1-3. PDC Timing Diagrams................................................................................................................... 20
Figure 2-1. DB28 Daughterboard Block Diagram ............................................................................................ 21
Figure 2-2. DB28 Daughterboard Layout......................................................................................................... 23
Figure 3-1. DB48 Daughterboard Block Diagram ............................................................................................ 27
Figure 3-2. DB48 Daughterboard Layout 1 (R3).............................................................................................. 29
Figure 3-3. DB48 Daughterboard Layout 2 (R2).............................................................................................. 30

8February 6, 2007
List of Tables
Table 1-1. Possible Board Power Sources..................................................................................................... 16
Table 1-2. Stellaris Microcontroller to PDC Interface ..................................................................................... 17
Table 1-3. Peripheral to PDC Interface .......................................................................................................... 17
Table 1-4. PDC Registers............................................................................................................................... 18
Table 2-1. DB28 Daughterboard Interface ..................................................................................................... 22
Table 2-2. Jumper Settings for DB28 Daughterboard .................................................................................... 23
Table 2-3. Development Board Signals Used by DB28 Daughterboard......................................................... 24
Table 3-1. DB48 Daughterboard Interface ..................................................................................................... 28
Table 3-2. Jumper Settings for DB48 Daughterboard .................................................................................... 30
Table 3-3. Development Board Signals Used by DB48 Daughterboard......................................................... 31

February 6, 2007 9
Stellaris® Family Development Board
The Stellaris® Family Development Board provides a platform for product development. Hardware
and software engineers use this board for evaluation of Stellaris™ family microcontroller features
and functionality, and for software development.
The development board includes the Stellaris motherboard and a daughterboard with a Stellaris
family microcontroller. The DB28 daughterboard is available for 28-pin SOIC devices, and the
DB48 daughterboard is available for 48-pin LQFP devices. These daughterboards are described
in Chapter 2, “DB28 Daughterboard” on page 21 and Chapter 3, “DB48 Daughterboard” on page
27.
Features
The Stellaris® Family Development Board includes the following features. Note that not all
features are implemented on all Stellaris microcontrollers.
Daughterboards enable support for multiple package/pin-out options
Two UART transceivers and DB9 male connectors
All I/O available on headers
One potentiometer and one photocell for driving the Analog-to-Digital Converter (ADC) and
comparator inputs
Eight user LEDs and one pushbutton for use with the Stellaris GPIOs
Standard ARM® 20-pin JTAG debug connector
USB 2.0 full speed interface allows JTAG/SWD debug without in-circuit emulator (ICE)
8-Kbit I2C EEPROM memory
1-Mbit SPI-based flash memory
One buzzer for PWM use
32.768-KHz oscillator for real-time clock
External reset switch and power-on reset supervisor
5-V and 3.3-V LED power indicators
User-prototype area
Peripheral Device Controller (PDC) CPLD for interface with the following:
–16 character by 2-line LCD display
–8 status LEDs
–8-position dual-inline package (DIP) switch
–24 GPIOs
CHAPTER 1

Stellaris® Family Development Board
10 February 6, 2007
Block Diagram
Figure 1-1. Stellaris® Family Development Board Block Diagram
Connectors
RESET
JTAG
3.3 V
Regulator
PDC
EEPROM
I2C Bus
PA
PB
PC
PD
PE
Port Headers
SPI Bus
Flash
UART0
UART1
User LEDs
User
Pushbutton
ADC[0/2/4/6]
C0+/C1+/C2+
GPIOX
GPIOY
GPIOZ
DIP Switch
LCD Panel LEDs
GPIOs
Buzzer
ADC[1/3/5/7]
C0-/C1-/C2-
Stellaris
Daughterboard
Motherboard
Photocell
Potentiometer
USB
Expansion
Headers