
1818
XTL-W70
Pin No. Pin Name I/O Pin Description
53 MON A O Test setting output
54 MON B O Test setting output
55 MON C O Test setting output
56 MON D O Test setting output
57 CLS O Clock signal output for gate driver
58 SPS O Reset signal output for gate driver
59 VR I Scanning setting signal input for gate driver
60 MOD1 O Control signal for gate driver
61 TCLK I Test setting input Fixed at “L”.
62, 63 GND — Ground pin
64 GPS O Signal output for gate power supply
65 LOWI I Control signal input for gate driver
66 ABC I Input for out setting Fixed at “L” in this set.
67 VDD — Power supply pin (+5 V)
68 GND — Ground pin
69 DVTC I Test setting input Fixed at “H”.
70 BLKI I Screen position adjustment signal input
71 BLKO O Screen position adjustment signal output
72 SYNO O Composite synchronizing signal output
4-4. IC PIN DESCRIPTIONS
• IC901 LZ9GJ24 (LCD TIMING CONTROL)
Pin No. Pin Name I/O Pin Description
1 VIN I Vertical synchronizing signal input (positive polarity)
2 CVOP O Vertical synchronizing separation signal output
3 MON E O Test setting output
4 HSY I/O Horizontal synchronizing signal input/output (negative polarity)
5 VDD — Power supply pin (+5 V)
6 FRPT O Polarity inversion signal output for equal direction electrode
7 SYNI I Composite synchronizing signal input
8 FRPV O Polarity inversion signal output for video signal
9 GND — Ground pin
10 VCS O Mask signal output for normal mode
11 NTPC I Signal input for NTSC or PAL setting (“H”: NTSC, “L”: PAL)
12 VSY I/O Vertical synchronizing signal input/output Not used in this set. (Open)
13 HRVC I Signal input for horizontal scanning direction setting Fixed at “H” in this set.
14 VRVC I Signal input for vertical scanning direction setting Fixed at “L” in this set.
15 CLKC I Signal input for clock and synchronizing signal in/out setting Fixed at “H” in this set.
16 MDS I Signal input for display mode setting Fixed at “H” in this set.
17 GND — Ground pin
18 EXCL I/O Clock signal input/output Not used in this set. (Open)
19 GND — Ground pin
20 MDW I Signal input for display mode setting
21 MDN I Signal input for display mode setting
22 PWM O Backlight adjustment light control signal output
23 MON F O Test setting output
24 VSWC I VSWO signal out control input Fixed at “H” in this set.
25 VSWI I Video system select signal input Fixed at “H” in this set.
26 VSWO O Video system select signal output
27 VDD — Power supply pin (+5 V)
28 SPOI I/O Start signal input/output for source driver
29 GND — Ground pin
30 PCP O Test setting output Not used in this set. (Open)
31 CLOC I EXCL terminal out mode select signal input Fixed at “H” in this set.
32 MOD2 O Control signal output for gate driver
33 HR O Horizontal scanning setting signal output for source driver
34 IHR O Horizontal scanning setting signal output for source driver Not used in this set.
35 PS O Control signal output for source driver
36 CTR O Control signal output for source driver
37 SPIO I/O Start signal input/output for source driver
38 PDP O Phase comparation signal output
39 GND — Ground pin
40 MON O Test setting output
41, 42 GND — Ground pin
43 OSCO O Clock oscillation circuit signal output
44 OSCI I Clock oscillation circuit signal input
45 VDD — Power supply pin (+5 V)
46 GND — Ground pin
47 CLD O Clock signal output for source driver
48 TST1 I Test setting input Fixed at “H”.
49 RESH I Horizontal counter reset signal input
50 RESV I Vertical counter reset signal input
51 TST2 I Test setting input Fixed at “H”.
52 TEST I Test setting input Fixed at “H”.
w
w
w
.
x
i
a
o
y
u
1
6
3
.
c
o
m
Q
Q
3
7
6
3
1
5
1
5
0
9
9
2
8
9
4
2
9
8
T
E
L
1
3
9
4
2
2
9
6
5
1
3
9
9
2
8
9
4
2
9
8
0
5
1
5
1
3
6
7
3
Q
Q
TEL 13942296513 QQ 376315150 892498299
TEL 13942296513 QQ 376315150 892498299
http://www.xiaoyu163.com
http://www.xiaoyu163.com