Texas Instruments ADS5474 User manual

User's GuideSLAU247 – August 2008
ADS5474 ADX Evaluation Board for Interleaving
Contents1 Overview ...................................................................................................................... 31.1 Purpose .............................................................................................................. 31.2 EVM Basic Functions............................................................................................... 31.3 Power Requirements ............................................................................................... 31.4 ADS-ADX EVM Operational Procedure .......................................................................... 32 Circuit and Operational Description ....................................................................................... 42.1 Schematic Diagram ................................................................................................. 42.2 Power ................................................................................................................. 42.3 Clock Input ........................................................................................................... 42.4 Analog Input ........................................................................................................ 42.5 DIP Switches ........................................................................................................ 52.6 Onboard Status Output ............................................................................................ 52.7 Digital Outputs....................................................................................................... 63 Installation .................................................................................................................... 64 View ........................................................................................................................... 85 Capturing Data ............................................................................................................... 95.1 Setup ................................................................................................................. 95.2 Connect to Board ................................................................................................... 95.3 Capture Single Batch ............................................................................................. 105.4 Continuous Capture ............................................................................................... 106 Import and Export of Data ................................................................................................. 106.1 Import Data ......................................................................................................... 106.2 Export Data ........................................................................................................ 107 Data Analysis ............................................................................................................... 107.1 Analysis Settings .................................................................................................. 107.2 Analysis Window Output ......................................................................................... 118 Plot Tools .................................................................................................................... 129 Keyboard Commands ...................................................................................................... 1210 MATLAB Interface .......................................................................................................... 1311 Results ....................................................................................................................... 1312 Troubleshooting ............................................................................................................ 1513 SP Devices Intellectual Property ......................................................................................... 1514 Printed-Circuit Board Layout, Bill of Materials, and Schematic ...................................................... 1614.1 Printed-Circuit Board Layout ..................................................................................... 1614.2 Bill of Materials .................................................................................................... 2014.3 Schematic .......................................................................................................... 22
List of Figures
1 Board Layout ................................................................................................................. 42 100-MHz ..................................................................................................................... 133 230-MHz ..................................................................................................................... 134 491.5-MHz ................................................................................................................... 145 ADS5474-ADX .............................................................................................................. 146 Layer 1 ....................................................................................................................... 16
SLAU247 – August 2008 ADS5474 ADX Evaluation Board for Interleaving 1Submit Documentation Feedback

www.ti.com
7 Layer 2 ....................................................................................................................... 178 Layer 3 ....................................................................................................................... 179 Layer 4 ....................................................................................................................... 1810 Layer 5 ....................................................................................................................... 1811 Layer 6 ....................................................................................................................... 1912 Layer 7 ....................................................................................................................... 1913 Layer 8 ....................................................................................................................... 2014 Front End Schematic ...................................................................................................... 2215 FPGA I/O Schematic ....................................................................................................... 2316 USB and Logic Analyzer Connectors .................................................................................... 2417 FPGA System Schematic ................................................................................................. 2518 Power Supply Schematic .................................................................................................. 26
List of Tables
1 DIP Switches Functional Descriptions .................................................................................... 52 DIP Switches Modes ........................................................................................................ 53 LED Functions................................................................................................................ 54 Bill of Materials ............................................................................................................. 20
MATLAB is a trademark of The MathWorks, Inc.
ADS5474 ADX Evaluation Board for Interleaving2 SLAU247 – August 2008Submit Documentation Feedback

1 Overview
1.1 Purpose
1.2 EVM Basic Functions
1.3 Power Requirements
1.4 ADS-ADX EVM Operational Procedure
www.ti.com Overview
This user’s guide gives a general overview of the ADS-ADX Evaluation Board for interleaving (later calledADS-ADX EVM). It provides a description of the features and functions to consider when using themodule.
The ADS-ADX EVM provides a platform for evaluating two interleaved ADS5474 analog-to-digitalconverters (ADC) with a combined sampling rate of 800 MSPS. The ADS5474 is a 14-bit, 400-MSPS ADCwhich is pinout compatible with the ADS5463, a 12-bit, 500-MSPS ADC. For a more in-depth theoreticaldescription of ADC interleaving, consult the white paper Frequency-Response Mismatch Errors and DigitalCorrection in Time-Interleaved ADCs – available at www.spdevices.com . For system design with thistechnology, consult the SP Devices application note Recommended Analog Front-End Design for ADXwith ADS5474/ADS5463. The ADS-ADX EVM contains an ADC interleaving IP core from SP Devices. Forcommercial information and available platforms, contact SP Devices.
One analog input into the EVM is provided via the SMA connector. The input is AC-coupled, and the usersupplies a single-ended input signal, which is converted into a differential signal at the input. TheADS-ADX EVM provides an SMA connector for input of the ADC clock. The external clocking interface isto be clocked with a 50% duty cycle clock, at half of the sampling rate of the interleaved system samplingrate.
The interleaving and digital post-correction (ADX IP-core) is implemented in real time using the Virtex-5FPGA on the board.
Digital output from the EVM is provided both by two Soft Touch Probe (support for Agilent E5405A andTektronix P6908 probes) connectors for logic analyzers and by a USB connector for connecting apersonal computer. The USB interface samples the data into internal FPGA memory, which has amaximum depth of 65,536 samples.
The ADS-ADX EVM is powered through the 6-Vdc power supply adapter that is supplied. Powerconsumption during operation is approximately 12 W for the board.
1. Verify the DIP switch settings to reflect your intended setup (Section 2.5 and Table 2 )2. Connect the supply power to the EVM, from the supplied mains adapter.3. Press the reset button.4. Use a 50- Ωfunction generator with an output swing of ±1 V at the clocking speed of half the fullsystem, with a duty cycle of 50% ( ±3%).5. Connect a 50- Ωfunction generator with a 55-MHz, 0-V offset, 700-mV amplitude sine wave to the inputof the ADC channel.6. The digital output pattern on the Soft Touch Probe connector now represents a sine wave and can bemonitored with a logic analyzer.7. Or connect a USB cable between the board and your computer, start the program ADCaptureLab(installation: see section Software), and collect the data. The plots provided are a time-series plot andan FFT of the signal.
SLAU247 – August 2008 ADS5474 ADX Evaluation Board for Interleaving 3Submit Documentation Feedback

2 Circuit and Operational Description
2.1 Schematic Diagram
2.2 Power
2.3 Clock Input
2.4 Analog Input
Circuit and Operational Description www.ti.com
Figure 1. Board Layout
Power is supplied via the 6-Vdc external power supply which is then distributed onboard using severalvoltage regulators.
A single-ended sinusoidal clock with a 50% ( ±3%) duty cycle must be applied to the SMA clock input, J10.The output swing of the clock must be ±1 V. The clock frequency must not exceed 400 MSPS for theADS5474. The single-ended clock input is converted into a differential signal by using a transformer. The0°phase output of the transformer is used to clock ADC1 whereas the 180 °phase output is used to clockADC2.
A single-ended analog input must be applied to the SMA analog input, J9. The amplitude of the signalmust not exceed 2.2-Vpp differential at the input of the ADCs. The analog input is converted into adifferential signal by using a transformer and is fed to both ADCs. When providing an analog input,consider the following guidelines for correct operation of the ADX IP core when enabled.1. The analog input must be less the 85% of the Nyquist band. The Nyquist band refers to one-half of thecombined interleaved sampling rate of the analog input signal.2. On initial power up, the analog input must be greater than 7.5% of the Nyquist band for correctestimation to occur. After estimation has occurred, one can put analog input signals representing lessthen 7.5% of the Nyquist band.3. For single- tone analysis only, users cannot input a tone of FS/4 and have adequate correction of theinterleaved tone. In this case, the interleaved spur falls on top of the wanted single tone, which cannotbe distinguished by the ADX algorithm. FS refers to the combined sampling rate of the analog input.
ADS5474 ADX Evaluation Board for Interleaving4 SLAU247 – August 2008Submit Documentation Feedback

2.5 DIP Switches
2.6 Onboard Status Output
2.6.1 LEDs
www.ti.com Circuit and Operational Description
The DIP switch ramp on the board has the following control possibilities:
Table 1. DIP Switches Functional Descriptions
DIPs
[XXXXXX] Functional Description[123456]
1 Reserved. Set to zero.2 Reserved. Set to zero.3 Reserved. Set to zero.4 Nyquist band selector [0 = first Nyquist band, 1 = second Nyquist band]5 Switch for raw or post-processed interleaved output.[0 = raw interleaved data, 1 = post-processed data]6 ADC power down. [0 = ADC Power down, 1 = ADC Power on].
Table 2. DIP Switches Modes
DIPs
Example of Configurations[XXXXXX]
(X is undefined. 0 is down, towards the numbers of the DIP ramp)[123456]
[000X01] The output from the ADS-ADX EVM is raw interleaved data.[000011] The output from the ADS-ADX EVM is the post-processed interleaved data.The signal is reconstructed for the first Nyquist band.[000111] The output from the ADS-ADX EVM is the post-processed interleaved data.The signal is reconstructed for the second Nyquist band.
Four LEDs are on the board. A more thorough description on the signal requirements for estimation isavailable in the data sheet for the ADX IP-core.
Table 3. LED Functions
LED Color Description
D4 Green On – Channel mismatch has been estimated and outputs are valid to specification.Off – Channel mismatch is not estimated, output may be outside specification.Blink (together with D2) – Clock is not stable or not connectedD3 Green On – A valid calibration signal is available and the post-processing tracks the channel mismatch.Off – A valid calibration signal is not available and the post-processing is locked to last estimated channelmismatch.
Blink (together with D1) – Clock is not stable or not connectedD2 Red On – License checked and is OK.Off – License not yet checked.Slow blink – License time expired. Reset manually to renew.Fast blink – License error.D1 Red On – New available dataset is stored in internal memory.Off – No new dataset is available.(This LED will blink when in continuous acquisition mode).
SLAU247 – August 2008 ADS5474 ADX Evaluation Board for Interleaving 5Submit Documentation Feedback

2.7 Digital Outputs
2.7.1 Soft Touch Probe Connector
2.7.2 USB Connector
3 Installation
Installation www.ti.com
On the board are two soft touch probe connectors that output the data, as configured by the DIP switches.
The onboard USB1.1 chip communicates with the FPGA. Transfer speed is 3 megabaud.
To install the software, run the ADCaptureLab-setup.exe file and follow the instructions for installation.
Before continuing, you need to close any other application running to avoid the need of rebooting thesystem.
6ADS5474 ADX Evaluation Board for Interleaving SLAU247 – August 2008Submit Documentation Feedback

www.ti.com Installation
If you choose to install FTDI USB drivers from the installation program, the drivers are pre-installed onyour hard disk, but are not activated until you connect a powered ADS-ADX EVM to the computer for thefirst time.
SLAU247 – August 2008 ADS5474 ADX Evaluation Board for Interleaving 7Submit Documentation Feedback

4 View
Analysis window
(7.2)
FFT plot Plot tools (8)
SETTINGS/SETUP
(5.1)
Connect & Capture (5.2)
Import & Export
Plot settings (7.1)
Time-series plot of
data
View www.ti.com
ADS5474 ADX Evaluation Board for Interleaving8 SLAU247 – August 2008Submit Documentation Feedback

5 Capturing Data
5.1 Setup
5.2 Connect to Board
Find board
Acquire single batch data
www.ti.com Capturing Data
Setting Description
Sample frequency Set the sampling frequency for the system.Input frequency Set the input frequency. Only used for tagging when exporting data.Board Available choices:
•[1] ADX EVM 2xADS5463 (12b)•[2] ADX EVM 2xADS5474 (14b)
1. To find a board – push the button labeled Find USB Devices. The boards connected to the computerthen show up in the Devices box. Status information on the enumeration of devices shows in Logwindow.
2. Select a compatible device board from the Devices list. The buttons Acquire data and Run are thenactivated.
SLAU247 – August 2008 ADS5474 ADX Evaluation Board for Interleaving 9Submit Documentation Feedback

5.3 Capture Single Batch
5.4 Continuous Capture
Run/Stop button for continuous capture
6 Import and Export of Data
6.1 Import Data
6.2 Export Data
7 Data Analysis
7.1 Analysis Settings
7.1.1 Type of Analysis
Analysis type
Import and Export of Data www.ti.com
To capture a single batch from the board, press Acquire Data.
To capture continuously, pressing the Run. button changes name to Stop, and pressing it stops thecapturing. If plots are in Play mode (see Section 7 ), plots are updated continuously as new data arrivesfrom the board.
Select a file (file on text file format supported) in dialog box, and press Open. File contents are loaded intothe plot windows (unless they are in Pause mode). To import, you can also drag and drop the file to theADCaptureLab main window directly.
Select filename in dialog box, and press Save. Data can be exported on a text file format with a header, ora pure ASCII file for use with MATLAB™, for example.
ADS5474 ADX Evaluation Board for Interleaving10 SLAU247 – August 2008Submit Documentation Feedback

7.1.2 Nyquist Zone Settings
7.1.3 View Settings
7.2 Analysis Window Output
www.ti.com Data Analysis
Analysis Type Description
Single-tone test Supports analysis of code range, fundamental, harmonics, SFDR, SNDR (ENOB), interleaving errors (imageand offset spur).Two-tone test Supports analysis of code range, fundamentals, SFDR, SNDR (ENOB), interleaving errors.Other tests Supports analysis of code range only.
Nyquist Zone
(1)
Description
Nyquist zone 1 Input signal frequencies in Nyquist zone 1. { 0.0 < fin < fs/2 }. Fs refers to the combined interleaved samplingrate of the analog input signal.Nyquist zone 2 Input signal frequencies in Nyquist zone 2. {fs/2 < fin < fs }. Fs refers to the combined interleaved sampling rateof the analog input signal.(1)
Check that board is configured for the Nyquist zone selected, when evaluating performance
Setting Description
Color scheme Sets the color scheme of the plot routines. Available modes are:•White background (printer-friendly)•Black backgroundWindow Windowing function used for FFT and for analysis functions. Available:•Blackman
•Hamming
•RectangularAutoscale FFT Y-Axis When enabled, autoscales the y-axis of the FFT plot. If disabled, y-axis is locked between 0 and –130dBFS.Mark signal props When enabled, fundamental tone(s) and SFDR limiter are marked in FFT.Mark harmonics When enabled, harmonics (second–seventh) are marked in FFT. Supported for single-tone tests only.Mark interleaving When enabled, interleaving errors are marked in FFT. Supported for single-tone tests and two-tone testsonly.
Analysis Item Valid for DescriptionAnalysis Type(s)
Codes All Code range read in batch and length of batch read.DC Power All DC power in dBFS.Fundamental Single-tone Identified fundamental tones (power and frequency)tone(s) Two-tonePower maximum Other Identified power maximum (power and frequency)
SLAU247 – August 2008 ADS5474 ADX Evaluation Board for Interleaving 11Submit Documentation Feedback

8 Plot Tools
Zoom in
Zoom out Zoom undo
Zoom redo
Zoom to original
9 Keyboard Commands
Plot Tools www.ti.com
Analysis Item Valid for DescriptionAnalysis Type(s)
Image spur(s) Single-tone Interleaving image spurs caused by gain mismatch and aperture time delay mismatch ofTwo-tone the channels (power and frequency)Offset spur Single-tone Interleaving offset spur caused by offset mismatch of the channels (power)Two-toneSFDR Single.-tone Spurious-Free Dynamic Range. Power relation between fundamental tone and largestTwo-tone distortion. For a two-tone test, this is calculated as the relation between the largestfundamental tone and the largest distortion. Frequency position of limiting component iscalculated.SNDR Single-tone Signal-to-Noise and Distortion Ratio. Power relation between fundamental tone and noiseTwo-tone and distortion.ENOB Single-tone Effective Number Of Bits. Based directly on the SNDR value.Two-tone
If the mouse cursor is placed in the upper right side of any of the plot windows, a plot toolbar shows.
Plot tool Description
Play/Pause To put plot in Play/Pause mode. In play mode, plot displays new data as it arrives either by acquiring orby importing from file. In pause mode, plot does not update.Copy Copies plot window to clipboardPrint Prints plot window to printerSave Exports plot window to bitmap or jpeg image file.Edit cursors and Edits the cursors and markers of the plot windowmarkers
Zoom in Zooms inZoom out Zooms outZoom to original Zooms to the original settingZoom undo Returns to last zoom settingZoom redo Returns to zoom setting before undo press
Key Description
F1 Show version information for ADCaptureLab softwareF2 Show version information for FPGA firmware and FPGA firmware statusF5 Refresh plots
ADS5474 ADX Evaluation Board for Interleaving12 SLAU247 – August 2008Submit Documentation Feedback

10 MATLAB Interface
11 Results
Amplitude - dBFS
f - Frequency - MHz
FFT
Amplitude - dBFS
f - Frequency - MHz
FFT
www.ti.com MATLAB Interface
Also supplied is a simple MATLAB interface to the evaluation board. It consists of an enginecommunicating with the board and returning the data vector on call. The calling syntax is:Initialize: acquiredata(‘find’)
Acquire data: data = acquiredata(‘acquire’)
The following typical results were taken from the ADS-ADX evaluation module, using a filtered Agilent8644B clock source, which provided each ADC a 400-MHz sampling clock. When using the onboard ADXinterleaving technology, this results in a combined 800-MSPS sampling rate of the analog input signal.Another filtered Agilent 8644B was used to provide a -1-dBFS single tone into the EVM. The results aredisplayed in Figure 2 through Figure 5 .
Figure 2. 100-MHz
Figure 3. 230-MHz
SLAU247 – August 2008 ADS5474 ADX Evaluation Board for Interleaving 13Submit Documentation Feedback

Amplitude - dBFS
f - Frequency - MHz
FFT
0
20
40
60
80
100
120
50 60 70 80 90 100 130 170 230 250 270 491 650
f - Frequency - Hz
Offset
SFDR
dBc
Image
Results www.ti.com
Figure 4. 491.5-MHz
Figure 5. ADS5474-ADX
ADS5474 ADX Evaluation Board for Interleaving14 SLAU247 – August 2008Submit Documentation Feedback

12 Troubleshooting
in Play mode.
13 SP Devices Intellectual Property
www.ti.com Troubleshooting
Problem Remedy
GUI warns for not installed or activated FTDI Drivers when If you did not select to pre-install FTDI Drivers during installation,starting the install FTDI Drivers separately or re-install the ADCaptureLabapplication. application and select to pre-install FTDI drivers.If you have pre-installed the FTDI Drivers, you need to activate thedriver by plugging in a compatible powered board to the computerover the USB.
No devices are found when scanning the USB by pressing Check if a compatible board is plugged in via USB.Find USB
Check if board is powered.Devices
Try to push the onboard reset button. Press Find USB Devices again.Try to turn the power off and on again. Press Find USB Devicesagain.
Restart the software, and try again.
Board is connected and found in list, but when trying to Check if board is powered.acquire board does not respond correctly.
Check that correct board format is selected in Setup Settings (5.1).Try to push the onboard reset button. Press Find USB Devices again,select board and retry.Try to turn the power off and on again. Press Find USB Devicesagain, select board and retry.Time series plot or FFT does not update when acquiring or The plot which is not updating may be in Pause mode. Put the mouseimporting data cursor in the top right of the plot window in question to enable thetoolbar. If the play symbol is visible (see inset), push it to set the plot
This evaluation board/kit contains intellectual property belonging to SP Devices, (SP Devices IP). SPDevices retains all ownership rights in SP Devices IP and no license is granted under any patent right orother intellectual property right of SP Devices except for use for engineering development, demonstration,or evaluation purposes.
SLAU247 – August 2008 ADS5474 ADX Evaluation Board for Interleaving 15Submit Documentation Feedback

14 Printed-Circuit Board Layout, Bill of Materials, and Schematic
14.1 Printed-Circuit Board Layout
Printed-Circuit Board Layout, Bill of Materials, and Schematic www.ti.com
The following illustrations show the eight layers of the ADX evaluation board.
Figure 6. Layer 1
16 ADS5474 ADX Evaluation Board for Interleaving SLAU247 – August 2008Submit Documentation Feedback

www.ti.com Printed-Circuit Board Layout, Bill of Materials, and Schematic
Figure 7. Layer 2
Figure 8. Layer 3
SLAU247 – August 2008 ADS5474 ADX Evaluation Board for Interleaving 17Submit Documentation Feedback

Printed-Circuit Board Layout, Bill of Materials, and Schematic www.ti.com
Figure 9. Layer 4
Figure 10. Layer 5
18 ADS5474 ADX Evaluation Board for Interleaving SLAU247 – August 2008Submit Documentation Feedback

www.ti.com Printed-Circuit Board Layout, Bill of Materials, and Schematic
Figure 11. Layer 6
Figure 12. Layer 7
SLAU247 – August 2008 ADS5474 ADX Evaluation Board for Interleaving 19Submit Documentation Feedback

14.2 Bill of Materials
Printed-Circuit Board Layout, Bill of Materials, and Schematic www.ti.com
Figure 13. Layer 8
Table 4. Bill of MaterialsQt Internal No. Rev Description Package Manufacturer Manufacturer Part No. Designatorsy
4 100-000-025 Resistor, 10 Ω, 0402, 1%, 0.063W 0402 R96–R99
2 100-000-033 Resistor, 22 Ω, 0402, 1%, 0.063W 0402 R42, R44
2 100-000-039 Resistor, 39 Ω, 0402, 1%, 0.063W 0402 R61, R62
1 100-000-041 Resistor, 47 Ω, 0402, 1%, 0.063W 0402 R120
2 100-000-049 Resistor, 100 Ω, 0402, 1%, 0.063W 0402 R110, R111
1 100-000-061 Resistor, 330 Ω, 0402, 1%, 0.063W 0402 R123
1 100-000-073 Resistor, 1 k Ω, 0402, 1%, 0.063W 0402 R49
17 100-000-089 Resistor, 4.7 k Ω, 0402, 1%, 0.063W 0402 R22–R27, R34–R37, R39,R40, R65, R121, R122,R124, R125
1 100-000-097 Resistor, 10 k Ω, 0402, 1%, 0.063W 0402 R43
0 100-001-043 Resistor, 56 Ω, 0603, 1%, 0.1W 0603
4 100-001-047 Resistor, 82 Ω, 0603, 1%, 0.1W 0603 R30–R33
1 100-001-069 Resistor, 680 Ω, 0603, 1%, 0.1W 0603 R100
1 100-001-083 Resistor, 2.7 k Ω, 0603, 1%, 0.1W 0603 R28
1 100-001-091 Resistor, 5.6 k Ω, 0603, 1%, 0.1W 0603 R41
1 100-001-093 Resistor, 6.8 k Ω, 0603, 1%, 0.1W 0603 R69
1 100-001-095 Resistor, 8.2 k Ω, 0603, 1%, 0.1W 0603 R72
1 100-001-103 Resistor, 18 k Ω, 0603, 1%, 0.1W 0603 R93
2 101-000-000 Capacitor, 1 pF ±0.25pF, 0402, C0G, 50V 0402 C13, C14
2 101-001-019 Capacitor, 10 nF, 10%, 0402, X7R, 25V 0402 C44, C186
84 101-001-022 Capacitor, 100 nF, 10%, 0402, X7R, 16V 0402 C1–C12, C22–C33, C49,C50, C53, C54, C73–C85,C87–C92, C103,C123–C125, C135–C152,C154–C157, C160–C162,C190–C197
20 ADS5474 ADX Evaluation Board for Interleaving SLAU247 – August 2008Submit Documentation Feedback