evertz 5601MSC User manual

Model 5601MSC
Master SPG/Master Clock System
Instruction Manual
© Copyright 2010 - 2016
EVERTZ MICROSYSTEMS LTD.
5292 John Lucas Drive
Burlington, Ontario
Canada L7L 5Z9
Phone: 905-335-3700
Sales: sales@evertz.com Fax: 905-335-3573
Tech Support: service@evertz.com Fax: 905-335-7571
Web Page: http://www.evertz.com
Version 2.2, July 2016
The material contained in this manual consists of information that is the property of Evertz Microsystems and is intended solely
for the use of purchasers of the 5601MSC Master Clock/SPG. Evertz Microsystems expressly prohibits the use of this manual
for any purpose other than the operation of the 5601MSC.
All rights reserved. No part of this publication may be reproduced without the express written permission of Evertz
Microsystems Ltd. Copies of this manual can be ordered from your Evertz dealer or from Evertz Microsystems.

This page left intentionally blank

IMPORTANT SAFETY INSTRUCTIONS
The lightning flash with arrowhead symbol within an equilateral triangle is
intended to alert the user to the presence of uninsulated
“Dangerous voltage”
within the product’s enclosure that may be of sufficient magnitude to constitute a
risk of electric shock to persons.
The exclamation point within an equilateral triangle is intended to alert the user
to the presence of important operating and maintenance (Servicing) instructions
in the literature accompanying the product.
•Read this information
•Keep these instructions.
•Heed all warnings.
•Follow all instructions.
•Do not use this apparatus near water
•Clean only with dry cloth.
•Do not block any ventilation openings. Install in accordance with the manufacturer’s instructions.
•Do not install near any heat sources such as radiators, heat registers, or other apparatus
(including amplifiers) that produce heat.
•Do not defeat the safety purpose of the polarized or grounding type plug. A polarized plug has
two blades, one blade being wider than the other. A grounding type plug has two blades and a
third grounding prong. The wide blade or the third prong is provided for your safety. If the
provided plug does not fit into your outlet, consult an electrician for replacement of the obsolete
outlet.
•Protect the power cord from being walked on or pinched particularly at plugs, convenience
receptacles and the point where they exit from the apparatus.
•Only use attachments/accessories specified by the manufacturer
•Unplug this apparatus during lightning storms or when unused for long periods of time.
•Refer all servicing to qualified service personnel. Servicing is required when the apparatus has
been damaged in any way (i.e. liquid has been spilled or objects have fallen into the apparatus,
the apparatus has been exposed to rain or moisture, does not operate normally, or has been
dropped).
WARNING
TO REDUCE THE RISK OF FIRE OR ELECTRIC SHOCK, DO NOT EXPOSE THIS APPARATUS
TO RAIN OR MOISTURE.
WARNING
DO NOT EXPOSE THIS EQUIPMENT TO DRIPPING OR SPLASHING AND ENSURE THAT NO
OBJECTS FILLED WITH LIQUIDS ARE PLACED ON THE EQUIPMENT.
WARNING
TO COMPLETELY DISCONNECT THIS EQUIPMENT FROM THE AC MAINS, DISCONNECT THE
PLUG FROM THE DUAL POWER SUPPLIES AC RECEPTACLE.
WARNING
THE MAINS PLUG OF THE POWER SUPPLY CORD SHALL REMAIN READILY OPERABLE.

INFORMATION TO USERS IN EUROPE
NOTE
This equipment with the CE marking complies with both the EMC Directive (2004/108/EC) and the Low Voltage
Directive (2006/95/EC) issued by the Commission of the European Community.
Compliance with these directives implies conformity to the following European standards:
•EN60065 Product Safety
•EN55103-1 Electromagnetic Interference Class A (Emission)
•EN55103-2 Electromagnetic Susceptibility (Immunity)
This equipment has been tested and found to comply with the limits for a Class A digital device, pursuant to the
European Union EMC directive. These limits are designed to provide reasonable protection against harmful
interference when the equipment is operated in a commercial environment. This equipment generates, uses, and
can radiate radio frequency energy and, if not installed and used in accordance with the instruction manual, may
cause harmful interference to radio communications. Operation of this equipment in a residential area is likely to
cause harmful interference in which case the user will be required to correct the interference at his own expense.
This equipment has been tested and found to comply with the limits for a Class A digital device, pursuant to the
European Union EMC directive. These limits are designed to provide reasonable protection against harmful
interference when the equipment is operated in a commercial environment. This equipment generates, uses, and
can radiate radio frequency energy and, if not installed and used in accordance with the instruction manual, may
cause harmful interference to radio communications. Operation of this equipment in a residential area is likely to
cause harmful interference in which case the user will be required to correct the interference at his own expense.
EN60065
Safety
EN504192 2005
Waste electrical products should not be
disposed of with household waste.
Contact your Local Authority for
recycling advice
EN55103-1: 1996
Emission
EN55103-2: 1996
Immunity

INFORMATION TO USERS IN THE U.S.A.
NOTE
FCC CLASS A DIGITAL DEVICE OR PERIPHERAL
This equipment has been tested and found to comply with the limits for a Class A digital device, pursuant to Part
15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference
when the equipment is operated in a commercial environment. This equipment generates, uses, and can radiate
radio frequency energy and, if not installed and used in accordance with the instruction manual, may cause
harmful interference to radio communications. Operation of this equipment in a residential area is likely to cause
harmful interference in which case the user will be required to correct the interference at his own expense.
WARNING
Changes or modifications not expressly approved by Evertz Microsystems Ltd. could void the user’s authority to
operate the equipment. Use of unshielded plugs or cables may cause radiation interference. Properly shielded
interface cables with the shield connected to the chassis ground of the device must be used.
Evertz Microsystems Ltd
This device complies with part 15 of the FCC Rules. Operation is
subject to the following two conditions:
This device may cause harmful interference, and this device must
accept any interference received, including interference that may
cause undesired operation.
Tested to comply
with FCC
Standards
For Commercial Use

NOTICE TO MODEM USERS IN THE USA
The 5601MSC Master Clock/Sync Generator complies with the FCC Rules Part 68. The 5601MSC is designed to
be used on standard device telephone lines. It connects to the telephone line by means of a standard jack called
the USOC RJ11C and should be connected to the telephone network with a FCC compliant telephone cord and
modular plug.
It is not necessary to notify the telephone company before connecting the modem in the 5601MSC. However, the
telephone company may request the telephone number to which the 5601MSC modem is connected and the FCC
registration number and ringer equivalence number (REN), both of which are on the label on the rear panel.
The REN is used to determine the number of devices you may legally connect to your telephone line. In most
areas, the sum of the REN of all devices connected to one line must not exceed five (5.0). You should contact
your telephone company to determine the maximum REN for your calling area.
The 5601MSC may not be used on coin service provided by the telephone company. Connection to party lines is
subject to state tariffs.
If the modem in the 5601MSC is malfunctioning, it may affect the telephone lines. In this case, disconnect the
modem until the source of the difficulty is traced.
IMPORTANT INSTALLATION NOTICE
FOR A RELIABLE TELEPHONE CONNECTION TO THE MODEM IN THIS
5601MSC A DIRECT TELEPHONE LINE MUST BE USED. THIS LINE MUST
NOT PASS THROUGH A PBX OR SIMILAR KEY DEVICE.

Model 5601MSC
Model 5601MSC Master SPG/Master Clock System
REVISION Revision 2.2 Page - i
REVISION HISTORY
REVISION DESCRIPTION DATE
0.1 Preliminary Feb 2010
0.2 Mass updates Jun 2010
0.2.1 Updated Features and Technical Specifications Jul 2010
0.2.2 Updated Overview, Features, Technical Specifications, & System Status Aug 2010
Messages. Added information on Configuring the Outputs (Global Phasing)
and General Configuration (Power Supplies & Saving and Recalling Presets)
1.0 IRIG features and VistaLINK screens Jan 2011
1.1 Updates throughout. (Firmware 1v2 b69) Oct 2011
1.2 Corrections made to “Front Panel LCD Displays” section Feb 2012
1.2.1 Updated system diagram in “Automatic Changeover Operation” section Feb 2012
1.2.2 Updates throughout manual Jun 2012
1.2.3 Update made to “Connecting the GPS Smart Antenna to the 5601MSC” section Nov 2012
2.0 Updates throughout manual. (Firmware 2v0 b30) Jun 2013
2.1 Updates made to section 1.1.9 Jun 2014
2.2 PTP option added Jul 2016
Information contained in this manual is believed to be accurate and reliable. However, Evertz assumes no responsibility for the
use thereof nor for the rights of third parties, which may be affected in any way by the use thereof. Any representations in this
document concerning performance of Evertz products are for informational use only and are not warranties of future
performance, either expressed or implied. The only warranty offered by Evertz in relation to this product is the Evertz standard
limited warranty, stated in the sales contract or order confirmation form.
Although every attempt has been made to accurately describe the features, installation and operation of this product in this
manual, no warranty is granted nor liability assumed in relation to any errors or omissions unless specifically undertaken in the
Evertz sales contract or order confirmation. Information contained in this manual is periodically updated and changes will be
incorporated into subsequent editions. If you encounter an error, please notify Evertz Customer Service department. Evertz
reserves the right, without notice or liability, to make changes in equipment design or specifications.

Model 5601MSC
Model 5601MSC Master SPG/Master Clock System
Page ii Revision 2.2 REVISION
This page left intentionally blank

Model 5601MSC
Model 5601MSC Master SPG/Master Clock System
TABLE OF CONTENTS Revision 2.2 Page - i
TABLE OF CONTENTS
1. OVERVIEW ...................................................................................................................................1
1.1. QUICK START GUIDE..................................................................................................................3
1.1.1. Mounting and Power Connections......................................................................................3
1.1.2. Front Panel Installation.......................................................................................................3
1.1.3. Configuring the Ethernet Ports ...........................................................................................4
1.1.4. Selecting and Connecting Frequency References..............................................................4
1.1.5. Selecting and Connecting Time References.......................................................................5
1.1.6. Checking the Status of the Unit..........................................................................................6
1.1.7. Wiring the Outputs..............................................................................................................6
1.1.8. Configuring the Sync Outputs.............................................................................................7
1.1.9. Configuring the Test Generator Outputs.............................................................................7
1.1.9.1. FTP Feature.............................................................................................................8
1.1.10. Configuring the Time Outputs.............................................................................................8
1.1.11. Final Steps of Set Up and Securing all Connections...........................................................9
1.1.12. Access Control...................................................................................................................9
2. THEORY OF OPERATION..........................................................................................................11
2.1. Outputs.......................................................................................................................................12
2.1.1. Sync Outputs....................................................................................................................12
2.1.2. Timecode Outputs (LTC & IRIG) ......................................................................................14
2.1.3. Test Generator Options (SDTG, HDTG, 3GTG)...............................................................15
2.1.4. Global Pedestal Control....................................................................................................15
2.1.5. Global Phase Controls .....................................................................................................15
2.2. Genlock ......................................................................................................................................19
2.2.1. Frequency Locking...........................................................................................................19
2.2.2. Selecting the Frequency Reference Type.........................................................................20
2.2.3. Selecting the Genlock Range...........................................................................................20
2.2.4. Lock Type Selection.........................................................................................................21
2.2.5. Video Genlock Operation .................................................................................................23
2.2.6. Serial Digital Video Timing ...............................................................................................24
2.2.7. NTSC Genlock Operation.................................................................................................25
2.2.8. NTSC Genlock with Ten-field Reference..........................................................................27
2.2.9. PAL Video Genlock Operation..........................................................................................29
2.2.10. HD Tri-Level Genlock.......................................................................................................31
2.2.11. Slo-PAL Genlock..............................................................................................................32
2.2.12. Continuous Wave and Internal References ......................................................................33
2.2.12.1. Internal Frequency Reference................................................................................34
2.2.13. GPS Frequency Reference ..............................................................................................35
2.3. Timekeeping...............................................................................................................................36
2.3.1. Time Lock Types..............................................................................................................38
2.3.2. Coordinated Universal Time (UTC) ..................................................................................39
2.3.3. Time Reference Sources..................................................................................................39
2.3.3.1. GPS Time Reference.............................................................................................40
2.3.3.2. Modem Time Reference.........................................................................................40
2.3.3.3. Syncro Time Reference..........................................................................................41

Model 5601MSC
Model 5601MSC Master SPG/Master Clock System
Page ii Revision 2.2 TABLE OF CONTENTS
2.3.3.4. LTC Time Reference .............................................................................................41
2.3.3.5. VITC Time Reference............................................................................................41
2.3.3.6. IRIG Time Reference.............................................................................................42
2.3.3.7. SNTP Time Reference...........................................................................................42
2.3.3.8. No Time Reference ...............................................................................................43
2.3.4. LTC and VITC Timecode.................................................................................................43
2.3.4.1. Dropframe Counting ..............................................................................................44
2.3.4.2. LTC/VITC Timecode Color Framing.......................................................................46
2.3.5. IRIG Timecode ................................................................................................................48
2.4. Network Time Protocol (NTP)...................................................................................................50
2.5. Global Positioning System.......................................................................................................51
2.5.1. Overview .........................................................................................................................51
2.5.2. GPS Lock Operation........................................................................................................51
2.5.3. GPS Re-Lock in Slow Mode ............................................................................................53
2.5.4. GPS Position Insertion into Timecode .............................................................................53
2.6. Automatic Changeover Operation (5601ACO2).......................................................................54
3. INSTALLATION..........................................................................................................................57
3.1. REAR PANEL.............................................................................................................................57
3.1.1. Reference Loop Connections ..........................................................................................57
3.1.2. Sync Outputs...................................................................................................................57
3.1.3. Ethernet Connections......................................................................................................58
3.1.4. Linear Time Code and IRIG Connections ........................................................................59
3.1.5. Serial Port Connection.....................................................................................................60
3.1.6. GPS Connection..............................................................................................................60
3.1.7. GPIO Connections (LTC Input, Secondary LTC Outputs, and Syncro Connections)........ 61
3.1.8. Unbalanced Audio Connections.......................................................................................61
3.1.9. Balanced Audio and Modem Connections.......................................................................62
3.1.10. Test Generator Connections (SDTG, HDTG, 3GTG options)...........................................63
3.1.10.1. Serial Digital Video Test Generators......................................................................63
3.1.10.2. Analog Video Test Generators...............................................................................63
3.1.11. Power Connections .........................................................................................................63
3.1.12. M4 Grounding Stud .........................................................................................................64
3.2. MOUNTING AND COOLING ......................................................................................................64
3.3. CONNECTING THE GENERAL PURPOSE INPUTS AND OUTPUTS ....................................... 64
3.4. CONNECTING TWO 5601MSC UNITS IN SYNCRO MODE ......................................................65
3.5. GPS RECEIVER INSTALLATION (GP OPTION)........................................................................65
3.5.1. Mounting the GPS Smart Antenna...................................................................................65
3.5.2. Connecting the GPS Smart Antenna to the 5601MSC.....................................................67
3.5.3. System Start-up...............................................................................................................68
4. HOW TO OPERATE THE MASTER CLOCK/SPG ..................................................................... 69
4.1. FRONT PANEL CONTROLS......................................................................................................69

Model 5601MSC
Model 5601MSC Master SPG/Master Clock System
TABLE OF CONTENTS Revision 2.2 Page - iii
4.1.1. Front Panel Buttons..........................................................................................................69
4.1.2. The Status Screens..........................................................................................................70
4.1.3. Panel Lock Function.........................................................................................................76
4.1.4. Front Panel LCD Displays................................................................................................76
4.2. FRONT PANEL MENU SYSTEM ................................................................................................77
4.2.1. Menu Reference Guide....................................................................................................79
4.3. CONFIGURING THE INPUT REFERENCES...............................................................................90
4.3.1. Selecting the Frequency Reference .................................................................................90
4.3.2. Configuring the Genlock Capture Range..........................................................................91
4.3.3. Selecting the Frequency Reference Lock Type................................................................91
4.3.4. Selecting the Time Reference ..........................................................................................92
4.3.5. Setting the VITC Reader Line...........................................................................................93
4.3.6. Configuring the VITC and LTC Time Reference Date Format...........................................93
4.3.7. Selecting the IRIG Input Mode..........................................................................................93
4.3.8. Selecting the SNTP IP Enable..........................................................................................94
4.3.9. Selecting the SNTP IP Address........................................................................................94
4.3.10. Selecting the Time Reference Lock Type.........................................................................95
4.3.11. Setting the Daily Jam Time for the Time Reference..........................................................95
4.3.12. Synchronizing the System Oscillator or System Time to the Reference Immediately........96
4.4. CONFIGURING THE OUTPUTS .................................................................................................97
4.4.1. Configuring the LTC Outputs............................................................................................98
4.4.1.1. Selecting Normal or Powered LTC 1 Output (LTC1 XLR Output Only)...................98
4.4.1.2. Setting the LTC Output Frame Rate and IRIG........................................................99
4.4.1.3. Selecting when the LTC Time is Synchronized to the System Time.....................100
4.4.1.4. Synchronizing the LTC Output Time to System Time Immediately .......................100
4.4.1.5. Synchronizing All the LTC and VITC Outputs to System Time Immediately..........100
4.4.1.6. Setting the LTC Frame Offset...............................................................................100
4.4.1.7. Selecting the LTC Time Zone Offset.....................................................................101
4.4.1.8. Enabling Daylight Saving Time for the LTC Output...............................................101
4.4.1.9. Setting the LTC/IRIG Output Level.......................................................................101
4.4.1.10. Enabling LTC Polarity Correction .........................................................................102
4.4.1.11. Enabling the LTC Output Color Frame Bit............................................................102
4.4.1.12. Selecting the IRIG Output Format ........................................................................102
4.4.1.13. Setting a Time Offset to the IRIG Output..............................................................102
4.4.2. Configuring the Sync, 10MHZ and Wordclock Outputs...................................................102
4.4.2.1. Selecting the Standard of the Sync Outputs.........................................................103
4.4.2.2. Configuring the VITC Generator for the Color Black Outputs................................103
4.4.2.3. Setting the Phase of the Sync Outputs.................................................................109
4.4.3. Configuring the SDI Video Test Generator Outputs (SDTG, HDTG, 3GTG options).......111
4.4.3.1. Selecting the SDI Test Generator Test Pattern.....................................................111
4.4.3.2. Selecting the Interface Type of the SDI Video Test Generator .............................111
4.4.3.3. Selecting the Image Format of the SDI Video Test Generator..............................112
4.4.3.4. Selecting Sampling Structure of the SDI Video Test Generator............................112
4.4.3.5. Setting the Phase of the SDI Video Test Generator..............................................113
4.4.3.6. Configuring the SDI Test Generator Embedded Audio.........................................113
4.4.3.7. Configuring the On-Screen Message for the SDI Test Generator Outputs............115
4.4.3.8. Configuring the SDI Test Generator Output Drive.................................................118
4.4.3.9. Setting the SDI Test Generator Syncro Mode.......................................................118
4.4.4. Configuring the Analog Video Test Generator Outputs (SDTG, HDTG, 3GTG Options).118

Model 5601MSC
Model 5601MSC Master SPG/Master Clock System
Page iv Revision 2.2 TABLE OF CONTENTS
4.4.4.1. Selecting the Test Pattern for the Analog Video Test Generator Output .............. 118
4.4.4.2. Selecting the Standard of the Analog Video Test Generator................................ 119
4.4.4.3. Setting the Phase of the Analog Video Test Generator........................................ 120
4.4.4.4. Configuring the On-Screen Message of the Analog Video Test Generator .......... 121
4.4.4.5. Setting the Analog Test Generator Syncro Mode.................................................124
4.4.5. Test Signals Available ...................................................................................................125
4.4.5.1. Signal List for 525, and NTSC ............................................................................. 125
4.4.5.2. Signal List for 625, and PAL ................................................................................125
4.4.5.3. Signal List for HD, 1920x1080.............................................................................125
4.4.5.4. Additional Test signals in CompactFlash for HD, 1920x1080............................... 125
4.4.5.5. Signal List for HD, 1280x720...............................................................................126
4.4.5.6. Additional Signals in CompactFlash for HD, 1280x720........................................ 126
4.4.5.7. Signal List for 2048x1080, 3GB and Dual Link..................................................... 126
4.4.5.8. Additional Signals in CompactFlash for 2048x1080, 3GB and Dual Link.............. 126
4.4.6. Configuring the Analog Audio Outputs...........................................................................126
4.4.6.1. Setting the Analog Audio Tone Frequency........................................................... 127
4.4.6.2. Configuring the Analog Audio Tone Level............................................................127
4.4.6.3. Setting the Analog Audio Generation Mode......................................................... 127
4.4.6.4. Configuring the Analog Audio Events ..................................................................128
4.4.7. Configuring the AES and DARS Digital Audio Outputs .................................................. 129
4.4.7.1. Setting the AES, DARS, and Wordclock Locking Mode ....................................... 129
4.4.7.2. Setting the Phase of the AES and DARS Outputs ............................................... 130
4.4.7.3. Setting the Phase of the Wordclock Outputs........................................................ 130
4.4.7.4. Selecting the Tones to Generate on the AES Digital Audio Outputs .................... 131
4.4.7.5. Setting the Audio Levels for the AES Digital Audio Outputs................................. 131
4.4.8. Enabling the Setup Pedestal for all Sync and Analog Test Generator Outputs .............. 131
4.4.9. Configuring Global Phase..............................................................................................132
4.4.9.1. Enabling or Disabling the Global Phase Offset .................................................... 132
4.4.9.2. Entering a Global Phase Offset ...........................................................................132
4.5. GENERAL CONFIGURATION ITEMS...................................................................................... 133
4.5.1. Setting the System Time................................................................................................133
4.5.2. Setting the System Date................................................................................................133
4.5.3. Setting the Leap Seconds..............................................................................................133
4.5.4. Setting the VITC/LTC Userbits....................................................................................... 134
4.5.5. Setting the VITC/LTC Date Format................................................................................134
4.5.6. Enabling Syncro Mode...................................................................................................135
4.5.7. Setting the GPO 1 and 2 Mode...................................................................................... 135
4.5.8. Initiating a Firmware Upgrade........................................................................................136
4.5.9. Engineering Menu – Configuring SNMP and Front Panel Menu Access........................ 136
4.5.9.1. Entering the Engineering Menu Password...........................................................136
4.5.9.2. Changing the Engineering Menu Password......................................................... 137
4.5.9.3. Configuring the Simple Network Management Protocol (SNMP) ......................... 137
4.5.9.4. Configuring Access to Front Panel Menus...........................................................141
4.5.9.5. Setting the Number of Power Supplies Installed..................................................143
4.5.9.6. Resetting the GPS Receiver................................................................................ 143
4.5.10. Setting the Daylight Saving Time Rules......................................................................... 143
4.5.10.1. Setting the DST Date Entry Mode........................................................................ 145
4.5.10.2. Setting the DST Start Hour.................................................................................. 145
4.5.10.3. Setting the DST Start Day ...................................................................................145
4.5.10.4. Setting the DST Start Week.................................................................................145

Model 5601MSC
Model 5601MSC Master SPG/Master Clock System
TABLE OF CONTENTS Revision 2.2 Page - v
4.5.10.5. Setting the DST Start Month.................................................................................146
4.5.10.6. Setting the End Hour............................................................................................146
4.5.10.7. Setting the DST End Day .....................................................................................146
4.5.10.8. Setting the DST End Week...................................................................................146
4.5.10.9. Setting the DST End Month..................................................................................146
4.5.10.10.Setting the DST Offset .........................................................................................147
4.5.11. Saving and Recalling Presets.........................................................................................147
4.5.11.1. Recalling a User Defined Preset...........................................................................147
4.5.11.2. Recalling a Factory Preset ...................................................................................147
4.5.11.3. Saving a User Defined Preset ..............................................................................148
4.5.12. Configuring the IP Settings for the CONTROL and TIME Ethernet Ports........................148
4.5.12.1. Setting up the IP Address for the CONTROL Ethernet Port..................................148
4.5.12.2. Setting up the Internet Protocol Subnet Mask for the CONTROL Ethernet Port....148
4.5.12.3.Setting up the IP Address for the TIME Ethernet Port...........................................148
4.5.12.4. Setting up the Internet Protocol Subnet Mask for the TIME Ethernet Port ............149
4.5.12.5. Setting Up the Internet Protocol Gateway Address...............................................149
4.5.12.6. Enabling or Disabling Usage of the Internet Protocol Gateway.............................149
4.5.12.7. Configuring IP Broadcast Packet Handling...........................................................149
4.5.13. Configuring the Network Time Protocol Functions (Units fitted with the T option)...........150
4.5.13.1. Enabling NTP Spoofing........................................................................................150
4.5.13.2. Configuring the NTP Restrictions .........................................................................151
4.5.14. Configuring the Precision Time Protocol Master.............................................................152
4.5.14.1. Master En.............................................................................................................152
4.5.14.2. Master Mode........................................................................................................152
4.5.14.3. Setting the PTP DSCP value................................................................................153
4.5.14.4. Setting the Sync Rate...........................................................................................153
4.5.14.5. Setting the Announce Rate...................................................................................153
4.5.14.6. Setting the Timeout Value....................................................................................153
4.5.14.7. PTP Priority 1.......................................................................................................153
4.5.14.8. PTP Priority 2.......................................................................................................154
4.5.14.9. Setting the PTP Domain.......................................................................................154
4.5.14.10.GMP Enable.........................................................................................................154
4.5.14.11.PTP154
4.5.14.12.Accuracy..............................................................................................................155
4.5.14.13.Parts.....................................................................................................................155
4.5.14.14.Configuring PTP...................................................................................................155
4.6. SNMP REMOTE CONTROL WITH VISTALINK®......................................................................157
4.6.1. Updating VistaLINK® with a New JAR File.....................................................................157
4.6.1.1. Applying a JAR update to the VistaLINK® Pro Server..........................................159
4.6.1.2. Applying a JAR Update to the Client-Only Version of VistaLINK® Pro .................160
4.6.2. VistaLINK® Pro Control Screens for the 5601MSC........................................................160
4.6.2.1. Alarm View Screen...............................................................................................161
4.6.2.2. Control View Screens...........................................................................................163
5. TECHNICAL DESCRIPTION.....................................................................................................165
5.1. SPECIFICATIONS.....................................................................................................................165
5.1.1. Analog Sync Outputs......................................................................................................165
5.1.2. LTC/IRIG Outputs...........................................................................................................165
5.1.3. Communications and Control .........................................................................................165
5.1.3.1. Serial Port: ...........................................................................................................165

Model 5601MSC
Model 5601MSC Master SPG/Master Clock System
Page vi Revision 2.2 TABLE OF CONTENTS
5.1.3.2. Modem: (M option installed)................................................................................. 166
5.1.3.3. Ethernet:..............................................................................................................166
5.1.4. GPS Receiver (GP option installed)...............................................................................166
5.1.5. DARS & AES Test Generator Outputs (SDTG, HDTG, or 3GTG options)...................... 167
5.1.6. Reference Loop and Genlock........................................................................................167
5.1.7. Analog Composite Video Test Signal Generators (SDTG, HDTG, or 3GTG options)..... 168
5.1.8. Analog Audio Tones Generator (SDTG, HDTG, or 3GTG options) ................................ 168
5.1.9. SDI Test Generator Outputs (SDTG, HDTG, or 3GTG options)..................................... 168
5.1.10. HDTV Test Generator Outputs (HDTG option installed)................................................. 169
5.1.11. 3GTV Test Generator Outputs (3GTG option installed) ................................................. 170
5.1.12. General Purpose Inputs and Outputs.............................................................................170
5.1.13. Power Supplies..............................................................................................................171
5.1.14. Compliance ...................................................................................................................171
5.1.15. Mechanical and Environmental...................................................................................... 171
5.1.16. Ordering Options...........................................................................................................171
5.2. UPGRADING THE FIRMWARE................................................................................................172
5.2.1. Overview and Setup ......................................................................................................172
5.2.2. Putting the 5601MSC into Upgrade Mode......................................................................172
5.2.3. Uploading the Firmware.................................................................................................173
5.2.4. Uploading the Firmware using FTP over Ethernet. ........................................................173
5.3. SERVICING INSTRUCTIONS AND TROUBLESHOOTING ..................................................... 174
5.3.1. Changing the Fuses.......................................................................................................174
5.3.2. Replacing the Battery ....................................................................................................174
5.3.2.1. Safety Guidelines and Precautions Concerning the Use of 3V Lithium Batteries . 175
5.3.2.2. Procedure for Replacing the Battery....................................................................175
5.3.3. Troubleshooting Issues..................................................................................................176
5.3.3.1. Intermittent Errors on Devices Connected to the SDI Test Generator Outputs
(SD/HD/3G).........................................................................................................176
5.3.3.2. GPS Related Issues ............................................................................................176
5.3.3.3. Front Panel Issues...............................................................................................177
5.3.3.4. VistaLINK® Pro Issues - SNMP Problems........................................................... 178
5.3.3.5. Unit is not Locking to the Frequency Reference................................................... 180

Model 5601MSC
Model 5601MSC Master SPG/Master Clock System
TABLE OF CONTENTS Revision 2.2 Page - vii
Figures
Figure 1-1: Front View of the 5601MSC ...........................................................................................................1
Figure 1-2: 5601MSC with Front Panel Removed and Other Components Partially Extracted .......................3
Figure 1-3: Rear View of 5601MSC..................................................................................................................6
Figure 1-4: Front Panel Removed, CompactFlash Location.............................................................................8
Figure 2-1: 5601MSC Outputs Block Diagram ...............................................................................................11
Figure 2-2: IRIG-B127 Format and Alignment to IRIG1 Datum Pulse............................................................17
Figure 2-3: 29.97Hz LTC Format and Alignment to NTSC Video...................................................................17
Figure 2-4: PAL Alignment to 1Hz Pulse and PAL Color Frame Pulse ..........................................................18
Figure 2-5: NTSC Alignment to 1/1.001Hz Pulse and 6/1.001Hz Pulse with VITC Color Framing................18
Figure 2-6: Main Oscillator Circuit Block Diagram..........................................................................................19
Figure 2-7: Lock Diagram #1 - NTSC Reference without 10field Reference..................................................25
Figure 2-8: Lock Diagram #2 - NTSC Reference with Ten-field Reference ...................................................27
Figure 2-9: SMPTE ST 318 Ten-field Reference on NTSC line 15 ................................................................28
Figure 2-10: Lock Diagram #3 - PAL Genlock................................................................................................29
Figure 2-11: Lock Diagram #4 - HD Tri-Level Genlock Operation..................................................................31
Figure 2-12: Lock Diagram #5 - 10MHz and Internal Frequency References................................................33
Figure 2-13: Lock Diagram #6 - GPS Frequency Reference..........................................................................35
Figure 2-14: Time Locking Block Diagram......................................................................................................37
Figure 2-15: Detail of 29.97Hz LTC Waveform Alignment to NTSC Video ....................................................43
Figure 2-16: Dropframe Timecode with Respect to Real-time Over 1-Hour Period.......................................45
Figure 2-17: Dropframe Timecode with Respect to Real-time over a 24-Hour Period...................................45
Figure 2-18: Daily Time Jam Event for 29.97Hz Dropframe Timecode..........................................................46
Figure 2-19: Dropframe Timecode with Respect to Real-time over One Week .............................................47
Figure 2-20: Detail of IRIG Alignment to IRIG Datum Pulse...........................................................................48
Figure 2-21: IRIG Input and Output Connections ...........................................................................................49
Figure 2-22: Testing the NTP Server..............................................................................................................50
Figure 2-23: Redundant Master Clock/SPG with Auto Changeover System Diagram...................................54
Figure 3-1: 5601MSC Rear Panel...................................................................................................................57
Figure 3-2: Typical GPI Circuitry.....................................................................................................................64
Figure 3-3: Typical GPO Circuitry...................................................................................................................64
Figure 3-4: Pole Mounting the Smart Antenna ...............................................................................................66
Figure 4-1: Model 5601MSC Front Panel Layout ...........................................................................................69
Figure 4-2 : Status Screen Highlighting to Indicate Warnings and Faults ......................................................71
Figure 4-3: LCD Displays in Status Screen ....................................................................................................76
Figure 4-4: Menu System and Selection List..................................................................................................77
Figure 4-5: Menu Item Live Control ................................................................................................................77
Figure 4-6: Adjustment Live Control ...............................................................................................................78
Figure 4-7: Video Sync Phase Alignment in 59.94Hz Field Rate Systems ..................................................109
Figure 4-8: Video Sync Phase Alignment in 50Hz Field Rate Systems .......................................................109
Figure 4-9: Selecting the Version Information Menu Item ............................................................................158
Figure 4-10: Version Information Dialog .......................................................................................................158
Figure 4-11: Updating the VistaLINK®Pro Server with a new JAR file.........................................................159
Figure 4-12 : Server Restart Warning...........................................................................................................159
Figure 4-13: Client Notification of JAR Update from Server.........................................................................160
Figure 4-14: VistaLINK®Right-Click Pop-Up Menu......................................................................................161
Figure 4-15: VistaLINK® Pro Alarm View.....................................................................................................162
Figure 4-16: VistaLINK®Tabbed Control View.............................................................................................163
Figure 5-1 : Example of the VistaLINK(R) Pro Server Sucessfully Binding Port 162...................................180

Model 5601MSC
Model 5601MSC Master SPG/Master Clock System
Page viii Revision 2.2 TABLE OF CONTENTS
Tables
Table 2-1: Global Phasing Characteristics..................................................................................................... 16
Table 2-2: Frequency Reference Types for the 5601MSC............................................................................. 19
Table 2-3: Genlock Range Characteristics..................................................................................................... 21
Table 2-4: Supported Analog Video Sync References................................................................................... 23
Table 2-5: Phase Locking to HD Tri-Level Standards.................................................................................... 32
Table 2-6: Slo-PAL Phase Locking................................................................................................................. 32
Table 2-7: Supported LTC Frame Rates Summary........................................................................................ 44
Table 2-8: Supported IRIG Timecode Formats .............................................................................................. 48
Table 2-9: GPS Status Messages .................................................................................................................. 52
Table 3-1: Standard 8-pin Modular Connector Wiring Color Codes............................................................... 58
Table 3-2: LTC OUT 1 and LTC OUT 2 XLR Pin Definitions ......................................................................... 59
Table 3-3: COM Port Pin Definitions .............................................................................................................. 60
Table 3-4: GPS Serial Port Pin Definitions..................................................................................................... 60
Table 3-5: GPIO Pin Definitions ..................................................................................................................... 61
Table 3-6: AUDIO Removable Terminal Block Pin Definitions....................................................................... 62
Table 3-7: Evertz-provided GPS Cable (part WA-T09) Internal Wiring.......................................................... 67
Table 3-8: Accutime Gold Extender Cable..................................................................................................... 68
Table 4-1: System Status Messages.............................................................................................................. 76
Table 4-2: Input Menu System Tree............................................................................................................... 79
Table 4-3: Output Menu System Tree............................................................................................................ 85
Table 4-4: General Menu System Tree.......................................................................................................... 89
Table 4-5: Root Level of the INPUT Menu ..................................................................................................... 90
Table 4-6: Top Level of the Output Setup Menu ............................................................................................ 97
Table 1-1: Top Level of the General Setup Menu ........................................................................................ 133
Table 4-8: VistaLINK®Control Screens........................................................................................................ 164

Model 5601MSC
Model 5601MSC Master SPG/Master Clock System
OVERVIEW Revision 2.2 Page - 1
1. OVERVIEW
Figure 1-1: Front View of the 5601MSC
The 5601MSC Master Sync and Clock is both a broadcast quality master sync pulse generator (SPG)
and a master clock. It provides all of the synchronizing signals needed in a 21st century TV station or
post production facility at the same time as solving the problem of locking the in-house master clock
system to the master video sync pulse generator.
A high stability, temperature controlled oscillator provides the 5601MSC with better than 5.0x10-9 (or
0.005ppm) frequency reference. The free-running drift of this oscillator will be less than 0.1Hz (which
amounts to less than 1 millisecond time drift per day). This guarantees that any frequency drift, with
time and temperature, will be within the tolerances expected from the best SPGs or master clocks
available in the industry. The 5601MSC may also be referenced to an external 5MHz or 10MHz master
oscillator if higher stability is required. Both the SPG and the Master Clock sections may be referenced
to high stability time and frequency standards present in the Global Position System (GPS) by adding
the GP option.
The SPG section provides six independently programmable sync outputs. These six BNC outputs may
be configured to provide independently timed color black (black burst) outputs or independently timed
HDTV tri-level sync outputs, or pulses or subcarriers. Each color black output can optionally carry
Vertical Interval Time Code (VITC) on a user specified set of lines. Additionally, there are many more
sync modes available for each output. The wordclock output provides a 48kHz wordclock or may be
configured as an additional sync output. The 10MHz output provides 10MHz or 5MHz, or may be
configured as an additional sync output.
When referenced to the optional GPS receiver, the start of the NTSC four field sequence and the PAL
eight field sequence will coincide with a specific point in GPS time. In this way, by referencing multiple
5601MSCs in a system to GPS, they will all be locked to each other in all standards. This is ideal for
applications requiring a remote facility to be phase and time locked. The GPS head may be remotely
located from the unit with the standard weatherproof 50 ft. cable included or optional 100 ft. and 400 ft.
cables. For remote GPS head requirements of greater than 400 ft. or for fiber optic isolation, GPS Data
Fiber Transmitters & Receivers are also available (7707GPS-DT, 7707GPS-DR).
The system clock may be synchronized to GPS time (GP option), to the LTC input, to extracted VITC
from the reference input, or to another 5601MSC through a syncro link. With the Toption it can also
synchronize once daily to a remote SNTP server. With the IRIG option the system clock may also be
synchronized to incoming IRIG-B timecode. When a modem module is installed (Moption), the system
clock is able to synchronize to a dial-up high-accuracy time source via modem. A battery backed-up
real time clock maintains time while the unit is without power.

Model 5601MSC
Model 5601MSC Master SPG/Master Clock System
Page - 2 Revision 2.2 OVERVIEW
The master clock provides two independently programmable timecode outputs (LTC standard, IRIG
optional) on XLR connectors and a 15-pin D connector. System time may also be inserted as VITC onto
any black burst sync output. Additionally, time can be “burned-in” to any of the SDI or analog test
generator outputs. All of these time outputs can be individually offset from system time to a specific time
zone as required. The 5601MSC can also provide RFC-1305 compliant NTP via Ethernet.
There are three test signal generator options available. The SDTG option provides two composite
analog video test signal outputs, two AES and one DARS output in both balanced and unbalanced
formats, and balanced analog audio tone generators. The SDTG option also provides four standard
definition SDI test signal generators, each with two outputs. The HDTG option adds high definition
support. The 3GTG option adds Dual Link, 3G Level A and Level B support along with 3D test signals.
Features:
•Six programmable and independently timeable sync outputs
•Each sync output can be configured for many different signal types including NTSC-M/PAL-B
black burst, HD tri-level, 5MHz, 10MHz, 48kHz wordclock, NTSC/PAL-B Subcarrier, and more
•VITC can be inserted on black burst outputs. Ten Field Pulse is available for NTSC-M outputs
•One 10MHz output that can also be configured as an additional sync output
•One 48kHz wordclock output that can also be configured as an additional sync output
•Two independent LTC/IRIG outputs on XLR connectors (primary), copies on DB15 (secondary)
•One balanced LTC/IRIG input
•Reference loop input for Black Burst, Tri-level sync, or 5MHz/10MHz references
•Ability to read and synchronize to VITC and Ten field pulse present on a black burst reference
•GPS antenna for frequency/phase and time reference (GP option)
•Compatible with Evertz Dual GPS Data Fiber Receivers & Transmitters (7707GPS series)
•Output frequency stability guaranteed better than 5.0 x 10-9 (or 0.005ppm)
•Special “Slow” lock mode prevents sudden changes in system frequency/phase when a
reference is lost and regained by slowly retiming the outputs until lock is established
•Special “Wide” lock mode allows rapid lock to video or 10MHz references over a ±15ppm range
•Automatic fallback to backup oscillator if main oscillator circuit fails
•Optional Modem for NRC and NIST time reference dial up or NRC hosting with the Moption
•Four independent standard definition SDI test generators with the SDTG option
•The HDTG option adds HD format support for all four TGs (includes SDTG support)
•The 3GTG option adds 3G/Dual Link format support (includes HDTG and SDTG support)
•The SDTG, HDTG, and 3GTG options include two analog video test generators, two AES and
one DARS output both balanced and unbalanced, and two balanced analog audio generators.
•Supports 2k D-Cinema output standards (SMPTE ST 2048-2) with HDTG and 3GTG options
•Additional test patterns can be loaded with insertion of a CompactFlash card.
•On-screen text message and time burn-in windows available on all SDI and Analog TG outputs.
•Hot-swappable front panel with dual 6 line x 16 character alpha-numeric LCD displays, 10
pushbuttons, and a control knob. Online HELP for describing menu functions
•Programmable general purpose outputs and inputs. Two GPOs and two GPIs
•Hot-swappable power supply and fan module with dual redundant power supply option (2PS)
•Automatic changeover units available for dual redundant system applications (5601ACO2)
•Front panel menus can be disabled through a password-protected engineering menu
•“Control” 10/100Mbit Ethernet port for NTP and SNMP control/monitoring with VistaLINK® Pro
•“Time” 10/100Mbit Ethernet port for NTP, SNMP and future PTP support.
•Optional Network Time Protocol (NTP) support (Toption)
•2 factory presets and 3 user-presets available
•Hardware monitoring of power supplies, fans, and temperature

Model 5601MSC
Model 5601MSC Master SPG/Master Clock System
OVERVIEW Revision 2.2 Page - 3
1.1. QUICK START GUIDE
This quick start guide discusses the major steps in getting a new installation of a 5601MSC up and
running.
Figure 1-2: 5601MSC with Front Panel Removed and Other Components Partially Extracted
1.1.1. Mounting and Power Connections
The 5601MSC chassis holds the main board, one power supply, and one fan module. Dual power
supplies are an available option in which case a second power supply replaces the fan module. The
chassis has built in rack mounting ears and fits in a standard 19” rack. Two fans on each side cool the
unit. Clearance of 2” (5cm) must be maintained around the fan exhausts on either side of the chassis.
The power supply operates from an AC line frequency of 50Hz to 60Hz, at 95V-125V or 185V-260V
(auto-sensing). The fan module does not require AC power to function. The peak power consumption of
a 5601MSC during warm-up is 75 Watts. The maximum steady state power draw is 65 Watts.
If dual power supplies are fitted, they should both be supplied with AC power. Each power supply has
its own IEC C14 AC power inlet. The inlets are isolated from each other and can be powered by the
same AC power source but ideally should be powered from different AC sources for true redundancy. If
both supplies are not powered, the unpowered supply will trigger a system fault. A redundant power
supply may be added at any time to a unit by removing the fan module and installing the second power
supply. The Number PS menu item must be changed to the correct setting in order for the power supply
fault detection to work properly (see section 4.5.9.5).
The power supplies do not have an on/off power switch. They will start up automatically once plugged
in. The power supplies and fan module are hot swappable and accessed from the front of the unit by
removing the front panel. Each power supply and fan module has a Phillips mounting screw at the front
that can be used to secure the module in order to prevent accidental removal.
1.1.2. Front Panel Installation
The 5601MSC comes with a removable front panel that is equipped with two color LCD screens, along
with 10 pushbuttons, and a control knob for navigating the menu system and configuring the unit. The
front panel is secured by the two thumbscrews on either end. The front panel can be removed and re-
installed while the unit is running to provide access to the power supplies, CompactFlash slot, and for
troubleshooting purposes. When re-installing the front panel be sure to fully tighten the thumb screws.
When AC power is applied to the 5601MSC, the unit will start up automatically. The front panel should
become operative within approximately 30 seconds.

Model 5601MSC
Model 5601MSC Master SPG/Master Clock System
Page - 4 Revision 2.2 OVERVIEW
1.1.3. Configuring the Ethernet Ports
Press the GENERAL button on the front panel to access the general setup menu. This menu can be
used to configure the two Ethernet ports on the 5601MSC. Both the CONTROL port and the TIME port
are used for SNMP monitoring and control of the unit. If the Toption is installed, both ports will host an
NTP server, while regular NTP broadcasts will be sent out on the CONTROL port only. The network
that the TIME port is connected to should contain very little traffic in order to obtain the lowest latencies.
The current menu selection will be indicated by the >character. Rotate the control knob or press the
and buttons to select the IP Control menu item and press the SELECT button or depress the knob.
Assign an unused IP address and subnet mask to the CONTROL and TIME ports. The two ports must
be on separate subnets in order to function properly. When entering an IP address, the control knob
can be used to set each octet. Depress the control knob while turning to adjust in larger steps. The
Ethernet link status and current IP settings can be viewed by pressing the STATUS button and
selecting the ControlEthernet status screen or the TimeEthernet status screen.
If SNMP monitoring or control of the unit is desired, the SNMP feature must first be enabled (it is
disabled by default). Select the GENERAL menu and press ESC to return to the root menu. Scroll
down to EngineeringMenu and press SELECT. A password is required to enable the engineering menu
items. Press SELECT on Password and use the and buttons or control knob to enter each digit of
the numeric password and then press SELECT. The default password is 5601. The SNMP menu
should now be accessible and SNMP can be enabled through SNMP Ctl. The trap addresses must be
assigned if SNMP traps are required to be sent to remote logging software such as VistaLINK® Pro.
Contact Evertz customer service if a MIB to the 5601MSC is required.
1.1.4. Selecting and Connecting Frequency References
Pressing the INPUT button on the front panel will select the input menu. From here the frequency and
time references of the unit can be configured. Use the control knob to select the Frequency Ref menu
item and press SELECT or depress the knob. The Reference Src menu item selects four different ways
the 5601MSC can lock its master oscillator.
•GPS – The 5601MSC will look for a GPS antenna attached to the GPS port on the back of the
unit. The ovenized oscillator inside the unit will lock to the 1PPS pulse from the GPS antenna.
This provides a very accurate frequency reference to the unit. The high precision time and date
provided by the GPS antenna is used to phase the outputs of the 5601MSC by referencing them
to a specific point in GPS time. Multiple 5601MSC units locked to GPS will all have the same
phase on their outputs. This also means the time reference will be forced to GPS.
•10 MHz – The 5601MSC will look for a 5MHz or 10MHz reference on its reference loop input.
The 5MHz/10MHz reference should come from a source that has higher stability than the
internal oscillator of the 5601MSC such as a Rubidium or Cesium frequency standard. A 5MHz
or 10MHz reference does not provide any phase information and the phase of the outputs will
not be the same between different 5601MSC units (see section 4.3.3).
•Video – The 5601MSC will genlock to an analog black burst or HD tri-level reference applied to
its reference loop input. The frequency stability of the 5601MSC will be only as good as that of
the reference input. The phase of the outputs will be aligned to that of the reference input,
including color frame alignment and AES phase alignment if a ten-field pulse is detected.
•Internal – The 5601MSC will free run on its internal high stability ovenized oscillator. Select this
option if no external reference is available to the unit.
Other manuals for 5601MSC
1
Table of contents
Other evertz Clock manuals