List
of
Figures
Figure
Page
....................................
2-1 DBS 8701Jumper Selections 2-2
2-2
EXT
TRIGvs
.
EXTSTARTTiming
............................
2-8
................................................
3-1 Typical Directory Tree 3-1
..................................
5-1 DASFunctionalBlock Diagram 5-2
.............................................
5-3 ControlRegisterFormat 5-7
5-2 DeviceType RegisterFormat
....................................
5-7
..............................................
5-4 Status Register Format 5-8
....................
5-5 Sequence RAMOffset Register Format 5-8
5-6 Scan Sequence RAMWord-Pair Format
...................
5-9
.......................................
5-7 GainIChannelWord Format 5-10
........................................
5-8
ChannelIPortWord Format 5-11
.....................................
5-9 Single Stage Delay Example 5-13
.........................................
5-1
0
Two Stage Delay Example 5-15
5-11 Three Stage Delay Example
......................................
5-15
5-12 Single Stage Delay Examplewith S/H
.......................
5-17
.................
5-1
3
Memory DeviceAttribute Register Format 5-18
5-1
4
Sampling RateSelect Register
..................................
5-19
........................................
5-15 ThresholdRegister Format 5-20
...................................
5-1
6
Master Mode RegisterFormat 5-25
5-17 Chain Control Register
...............................................
5-27
.................................
5-18 Channel Mode RegisterFormat 5-27
5-19 Current Address Register(A
&
B)
Format
.................
5-29
5-20 Status Register Format
...........................................
5-30
..................................
5-21 InterruptSave Register Format 5-31
.................................
5-22 Chain Address RegisterFormat 5-31