Sony CDP-XE400 - Compact Disc Player User manual

– 1 –
CDP-XE400/XE500
SERVICE MANUAL
US Model
CDP-XE400/XE500
AEP Model
UK Model
E Model
Australian Model
Chinese Model
CDP-XE500
Photo: CDP-XE500
Model Name Using Similar Mechanism CDP-261/361
CD Mechanism Type CDM14-5BD20
Base Unit Name BU-5BD20
SPECIFICATIONS
COMPACT DISC PLAYER
MICROFILM

– 2 –
The laser component in this product
is capable of emitting radiation
exceeding the limit for Class 1.
The following caution label is located inside of the unit.
This appliance is classified
as a CLASS 1 LASER
product.
The CLASS 1 LASER
PRODUCT MARKING is
located on the rear exterior.
CAUTION
Use of controls or adjustments or performance of proce-
dures other than those specified herein may result in haz-
ardous radiation exposure.
Notes on Chip Component Replacement
•Never reuse a disconnected chip component.
•Notice that the minus side of a tantalum capacitor may be dam-
aged by heat.
MODEL IDENTIFICATION
– Back Panel –
CDP-XE400
US Model : 4-977-587-5π
CDP-XE500
US Model : 4-977-587-1π
E Model : 4-977-587-3π
Australian Model : 4-977-587-4π
Chinese Model : 4-977-587-9π
AEP, German, East European Model : 4-978-388-0π
UK Model : 4-978-388-1π
To Exposed Metal
Parts on Set
0.15µF 1.5k
Ω
AC
voltmeter
(0.75V)
Earth Ground
Fig. A. Using an AC voltmeter to check AC leakage.
SAFETY CHECK-OUT
After correcting the original service problem, perform the following
safety check before releasing the set to the customer:
Check the antenna terminals, metal trim, “metallized” knobs, screws,
and all other exposed metal parts for AC leakage. Check leakage as
described below.
LEAKAGETEST
The AC leakage from any exposed metal part to earth ground and
from all exposed metal parts to any exposed metal part having a re-
turn to chassis, must not exceed 0.5 mA (500 microampers).
Leakage current can be measured by any one of three methods.
1. A commercial leakage tester, such as the Simpson 229 or RCA
WT-540A. Follow the manufacturers’ instructions to use these
instruments.
2. A battery-operatedAC milliammeter.The Data Precision 245digi-
tal multimeter is suitable for this job.
3. Measuring the voltage drop across a resistor by means of a VOM
or battery-operated AC voltmeter. The “limit” indication is 0.75
V, so analog meters must have an accurate low-voltage scale. The
Simpson250 and SanwaSH-63Trd are examplesof a passiveVOM
that is suitable. Nearly all battery operated digital multimeters that
have a 2V AC range are suitable. (See Fig. A)

– 3 –
NOTES ON HANDLINGTHE OPTICAL PICK-UP BLOCK OR
BASE UNIT
The laser diode in the optical pick-up block may suffer electrostatic
breakdown because of the potential difference generated by the
charged electrostatic load, etc. on clothing and the human body.
During repair, pay attention to electrostatic breakdown and also use
the procedure in the printed matter which is included in the repair
parts.
The flexible board is easily damaged and should be handled with
care.
NOTES ON LASER DIODE EMISSION CHECK
The laser beam on this model is concentrated so as to be focused on
the disc reflective surface by the objective lens in the optical pick-up
block. Therefore, when checking the laser diode emission, observe
from more than 30 cm away from the objective lens.
LASER DIODE AND FOCUS SEARCH OPERATION CHECK
1. Make POWER switch on with no disc inserted and disc table
closed.
2. Confirm that the following operation is performed while
observing the objective lens.
SAFETY-RELATED COMPONENT WARNING!!
COMPONENTS IDENTIFIED BY MARK !OR DOTTED LINE
WITH MARK !ON THE SCHEMATIC DIAGRAMS AND IN THE
PARTS LIST ARE CRITICAL TO SAFE OPERATION. REPLACE
THESE COMPONENTS WITH SONY PARTS WHOSE PART
NUMBERS APPEAR AS SHOWN IN THIS MANUAL OR IN
SUPPLEMENTS PUBLISHED BY SONY.
TABLE OF CONTENTS
1. GENERAL
Identifying the Parts .................................................................. 4
Playing a CD.............................................................................. 5
2. DISASSEMBLY
2-1. Front Panel .............................................................................. 6
2-2. Base Unit Block ...................................................................... 6
3. ELECTRICAL BLOCK CHECKING ............................. 7
4. DIAGRAMS
4-1. IC Pin Functions...................................................................... 9
4-2. Printed Wiring Board – BD Section –................................... 13
4-3. Schematic Diagram – BD Section –...................................... 15
4-4. Printed Wiring Boards – Main Section – .............................. 17
4-5. Schematic Diagram – Main Section –................................... 21
5. EXPLODED VIEWS
5-1. Case Section .......................................................................... 28
5-2. Back Panel Section................................................................ 29
5-3. CD Mechanism Section......................................................... 30
5-4. Base Unit Section .................................................................. 31
6. ELECTRICAL PARTS LIST .......................................... 32

– 4 –
SECTION 1
GENERAL
IDENTIFYINGTHE PARTS RM-D420 (CDP-XE500 only)
Front Panel/Remote Commander 1POWER switch 2PLAY MODE button 3REPEAT button 4TIME button 5Disc tray 6§OPEN/CLOSE button 70/)(manual search) button 8CHECK (program check) button 9CLEAR (program clear) button 0ENTER button !¡ ≠AMS ±(AMS*) control !™ PHONES Jack !£ p(Stop) button !¢ P(Pause) button !∞ ·(Play) button !§ Display !¶ MUSIC SCAN button !• PEAK SEARCH button !ª EDIT/TIME button @º Play Mode buttons
CONTINUE button SHUFFLE button PROGRAM button
@¡ Numeric buttons @™ >10 (over 10) button @£ TIME button @¢ =/+(AMS*) button @∞ FADER button *AMS is the abbreviation of Automatic Music Sensor.
••••
•••
• •
•••••
•
•••
1234 5 67890!¡
!ª !• !¶ !§ !∞ !¢ !£ !™
••
•
••• •
•
•
@º @¡ @™ @£ 3 !∞ @¢ 7
9 8 @∞ !£ !¢

– 5 –

– 6 –
SECTION 2
DISASSEMBLY
Note :Follow the disassembly procedure in the numerical order given.
2-1. FRONT PANEL
• When removing the front panel assembly on electric power failure,
first open the loading block by turning cam with a screwdriver as
shown in the figure, next pull out the loading block with hand, and
remove the loading panel as shown in the figure, then remove the
front panel assembly.
3 Remove loading panel in the arrow direction.
2-2. BASE UNIT BLOCK
1 Turn the cam to direction of arrow (Counter clockwise) by
minus screw driver.
2 Take off the disc table.
3 Remove the yoke bracket.
4 Remove the MD (BU-5BD20) to the direction of arrow.
1 Turn in the direction
of the arrow.
2 Pull out disc table.
bottom of chassis
1 cam
2 disc table
4 BU-5BD20
3 yoke bracket

– 7 –
SECTION 3
ELECTRICAL BLOCK CHECKING
Note :
1. CD Block is basically designed to operate without adjustment.
Therefore, check each item in order given.
2. UseYEDS-18 disc (3-702-101-01) unless otherwise indicated.
3. Use an oscilloscope with more than 10MΩimpedance.
4. Clean the objective lens using an applicator with neutral detergent
when the signal level is low than specified value with the following
checks.
S Curve Check
Procedure :
1. Connect oscilloscope to test point TP (FE) on BD board.
2. Connect between test point TP (FEI) and TP (VC) by lead wire.
3. Turn Power switch on.
4. Put disc (YEDS-18) in and turn Power switch on again and actuate
the focus search. (Actuate the focus search when disc table is moving
in and out.)
5. Check if the oscilloscope waveform (S-curve) is symmetrical
betweenA and B. And confirm peak to peak level within 3±1Vp-p.
S-curve waveform
6. After check, remove the lead wire connected in step 2.
Note : • Try to measure several times to make sure than the ratio of
A : B or B : A is more than 10 : 7.
•Set sweep time as long as possible and set the brightness to
obtain best waveform.
RF Level Check
Procedure :
1. Connect oscilloscope to test point TP (RF) on BD board.
2. Turn Power switch on.
3. Put disc (YEDS-18) in and playback.
4. Confirm that oscilloscope waveform is clear and check if RF
signal level is correct or not.
Note :
A clear RF signal waveform means that the shape “ ≈” can be
clearly distinguished at the center of the waveform.
RF signal waveform
E-F Balance (1Track Jump) Check
Procedure :
1. Connect oscilloscope to test point TP (TE) on BD board .
2. Turn Power switch on.
3. Put disc (YEDS-18) in to play the number five track.
4. Press the “P(pause)” button. (Becomes the 1 track jump mode.)
5. Check the level B of the oscilloscope’s waveform and the A (DC
voltage) of the following :
A/B×100 = less than ± 20%.
1 track jump waveform
RF PLL Free-run Frequency Check
Procedure :
1. Connect frequency counter to test point (PLCK) with lead wire.
2. Turn Power switch on.
3. Confirm that reading on frequency counter is 4.3218MHz.
BD board
oscilloscope
TP (FE)
TP (VC)
symmetry
within 3±1 Vp-p
A
B
BD board
oscilloscope
TP (RF)
TP (VC)
VOLT/DIV : 200mV
TIME/DIV : 500nS
level : 1.2
+0.25
Vp-p
–0.20
BD board
TP (TE)
TP (VC)
oscilloscope
(DC range)
Center of the waveform
A (DC voltage)
level : 1.5±0.7Vp-p symmetry
B
frequency counter
MAIN board
TP (PLCK)

– 8 –
Adjustment Location : BD board
–BD board (conductor side) –
(FE)
(FEI)
(RF)
(TE)
(VC)
120
10 11
IC103
(PLCK)
IC101

– 9 –
SECTION 4
DIAGRAMS
4-1. IC PIN FUNCTIONS
• IC101 CXD2545Q (DIGITAL SERVO & DIGITAL SIGNAL PROCESSOR)
Pin No. Pin Name I/O Function
1 SRON O Sled drive output (Not used.)
2 SRDR O Sled drive output
3 SFON O Sled drive output (Not used.)
4 TFDR O Tracking drive output
5 TRON O Tracking drive output (Not used.)
6 TRDR O Tracking drive output
7 TFON O Tracking drive output (Not used.)
8 FFDR O Focus drive output
9 FRON O Focus drive output (Not used.)
10 FRDR O Focus drive output
11 FFON O Focus drive output (Not used.)
12 VCOO O VCO output for analog EFM PLL. (Not used.)
13 VCOI I VCO input for analog EFM PLL. (Ground)
14 TEST I TEST pin connected normally to Ground.
15 DVSS — Digital Ground
16 TES2 I TEST pin connected normally to Ground.
17 TES3 I TEST pin connected normally to Ground.
18 PDO O Charge-pump output for analog EFM PLL. (Not used.)
19 VPCO O Charge-pump output for variable pitch PLL. (Not used.)
20 VCKI I Clock input from variable pitch external VCO. (Ground)
21 AVD2 — Analog power supply
22 IGEN I Power supply pin for operational amplifiers.
23 AVS2 — Analog Ground
24 ADIO I (Not used.)
25 RFC O (Not used.)
26 RFDC I RF signal input
27 TE I Tracking error signal input
28 SE I Sled error signal input
29 FE I Focus error signal input
30 VC I Center voltage input pin
31 FILO O Filter output for master PLL.
32 FILI I Filter input for master PLL.
33 PCO O Charge-pump output for master PLL.
34 CLTV I Control voltage input for master VCO.
35 AVS1 — Analog Ground
36 RFAC I EFM signal input
37 BIAS I Asymmetry circuit constant current input
38 ASYI I Asymmetry comparate voltage input
39 ASYO O EFM full swing output
40 AVD1 — Analog power supply
41 DVDD — Digital power supply
42 ASYE I Asymmetry circuit ON/OFF
43 PSSL I Audio data output mode selection input
44 WDCK O 48-bit slot D/A interface. Word clock
45 LRCK O 48-bit slot D/A interface. LR clock
46 DATA O DA 16 output when PSSL=1. 48-bit slot serial data when PSSL=0.
47 BCLK O DA 15 output when PSSL=1. 48-bit slot data when PSSL=0.

– 10 –
Pin No. Pin Name I/O Function
48 64DATA O DA 14 output when PSSL=1. 64-bit slot data when PSSL=0. (Not used.)
49 64BCLK O DA 13 output when PSSL=1. 64-bit slot data when PSSL=0. (Not used.)
50 64LRCK O DA 12 output when PSSL=1. 64-bit slot data when PSSL=0. (Not used.)
51 GTOP O DA 11 output when PSSL=1. GTOP output when PSSL=0. (Not used.)
52 XUGF O DA 10 output when PSSL=1. XUGF output when PSSL=0. (Not used.)
53 XPLCK O DA 09 output when PSSL=1. XPLCK output when PSSL=0.
54 GFS O DA 08 output when PSSL=1. GFS output when PSSL=0.
55 PFCK O DA 07 output when PSSL=1. RFCK output when PSSL=0.
56 C2PO O DA 06 output when PSSL=1. C2PO output when PSSL=0. (Not used.)
57 XRAOF O DA 05 output when PSSL=1. XRAOF output when PSSL=0. (Not used.)
58 MNT3 O DA 04 output when PSSL=1. MNT3 output when PSSL=0.
59 MNT2 O DA 03 output when PSSL=1. MNT2 output when PSSL=0.
60 MNT1 O DA 02 output when PSSL=1. MNT1 output when PSSL=0.
61 MNT0 O DA 01 output when PSSL=1. MNT0 output when PSSL=0.
62 XTAI I X’tal oscillator circuit input
63 XTAO O X’tal oscillator circuit output (Not used.)
64 XTSL I X’tal selection input pin (Ground)
65 DVSS – Digital Ground
66 FSTI I 2/3 divider input of pins 62 and 63.
67 FSTO O 2/3 divider output of pins 62 and 63.
68 FSOF O (Not used.)
69 C16M O 16.9344MHz output (Not used.)
70 MD2 I Digital-out ON/OFF control pin (+5V)
71 DOUT O Digital-out output pin
72 EMPH O Playback disc output in emphasis mode. (Not used.)
73 WFCK O WFCK output
74 SCOR O Sub-code sync output
75 SBSO O Sub-P through Sub-W serial output (Not used.)
76 EXCK I Clock input for SBSO read-out. (Ground)
77 SUBQ O Sub-Q 80-bit output
78 SQCK I Clock input for SQSO read-out.
79 MUTE I Muting selection pin
80 SENS O SENS output
81 XRST I System reset
82 DIRC I Used in 1-track jump mode (+5V)
83 SCLK I SENS serial data read-out clock
84 DFSW I DFCT selection pin (Ground)
85 ATSK I Input pin for anti-shock. (Ground)
86 DATA I Serial data input, supplied from CPU.
87 XLAT I Latch input, supplied from CPU.
88 CLOK I Serial data transfer clock input, supplied from CPU.
89 COUT O Numbers of track counted signal output. (Not used.)
90 DVDD – Digital power supply
91 MIRR O Mirror signal output
92 DFCT O Defect signal output
93 FOK O Focus OK output
94 FSW O Output to select spindle motor output filter. (Not used.)
95 MON O Output to control ON/OFF of spindle motor. (Not used.)
96 MDP O Output to control spindle motor servo