Sundance Spas SMT364 User manual

User Manual (QCF42); Version 3.0, 8/11/00; © Sundance Multiprocessor Technology Ltd. 1999
SMT364
User Manual

Version 1.0 Page 2 of 37 SMT364 User Manual
Revision History
Date Comments Engineer Version
31/07/03 First release PSR 1.0

Version 1.0 Page 3 of 37 SMT364 User Manual
Table of Contents
Revision History.......................................................................................................... 2
Table of Contents ....................................................................................................... 3
Table of figures........................................................................................................... 4
Contacting Sundance. ................................................................................................ 4
Notes. ......................................................................................................................... 4
Precautions................................................................................................................. 5
Outline description...................................................................................................... 6
Block Diagram - Architecture...................................................................................... 7
Architecture Description. ............................................................................................ 8
Virtex FPGA. ........................................................................................................... 9
What the FPGA does........................................................................................... 9
Ressource occupied............................................................................................ 9
ADCs..................................................................................................................... 10
Clock management. .............................................................................................. 10
Sundance High-speed Bus - SHB......................................................................... 10
Communication Ports (ComPorts). ....................................................................... 11
External triggering................................................................................................. 11
LEDs. .................................................................................................................... 11
TTL I/Os................................................................................................................ 12
Sundance Standards. ............................................................................................... 12
Communication Ports (ComPorts). ....................................................................... 12
Sundance High-speed Bus - SHB......................................................................... 13
Communication links implemented on the SMT364. ............................................. 13
For more details about ComPorts and SHB. ......................................................... 14
ADC Performance. ................................................................................................... 15
SHB pinout. .............................................................................................................. 17
FPGA Pinout............................................................................................................. 18
At power-up and on reset. ........................................................................................ 23
Connector position.................................................................................................... 24
Operating conditions................................................................................................. 25
Safety.................................................................................................................... 25

Version 1.0 Page 4 of 37 SMT364 User Manual
EMC...................................................................................................................... 25
General Requirements.......................................................................................... 25
Power Consumption.............................................................................................. 25
Register settings....................................................................................................... 26
Register 0x0 – Clock management. ...................................................................... 26
Register 0x1 –Channel data routing – Triggers..................................................... 29
Register 0x2 –ADCC and ADCD Selection Modes and Decimation factors.......... 31
Register 0x3 –ADCA and ADCB Selection Modes and Decimation factors. ......... 33
Register 0xD – FPGA Global Reset...................................................................... 35
Register 0xF – Serial Interfaces load. ................................................................... 36
SMT364 package. .................................................................................................... 37
Table of figures.
Figure 1 - Block Diagram............................................................................................ 7
Figure 2 - FPGA utilisation.......................................................................................... 9
Figure 3 - CommPort interface data path.................................................................. 13
Figure 4 - SHB interface structure. ........................................................................... 13
Figure 5 - ADC Performance. ................................................................................... 15
Figure 6 - FFT ADC Channel - On-board clock. ....................................................... 16
Figure 9 - SHB Pinout............................................................................................... 17
Figure 10 - Connector Location. ............................................................................... 24
Figure 11 - Clock Routing......................................................................................... 28
Contacting Sundance.
You can contact Sundance for additional information by sending email to
[email protected].
Notes.
- SMT364 denotes in this document SMT364. The board in available in two
options: AC or DC-coupled inputs (ADC). It is to be specified when placing an
ordering.
- SHB stands for Sundance High-speed Bus.
- ComPort denotes an 8-bit communication port following the TI C4x standards.

Version 1.0 Page 5 of 37 SMT364 User Manual
Precautions.
In order to guarantee that the SMT364 functions correctly and to protect the module
from damage, the following precautions should be taken:
- The SMT364 is a static sensitive product and should be handled accordingly.
Always place the module in a static protective bag during storage and transition.
- The SMT364 reaches a temperature close to the maximum temperature
ratings of the ADCs, FPGA and DC/DC when operated in a closed environment. By
mounting a fan inside the PC case, it increases the airflow and therefore reduces the
board temperature down, away from the maximum ratings. It is to the customer’s
responsibility to make sure that a minimum airflow circulates along the carrier board
where the SMT364 seats.

Version 1.0 Page 6 of 37 SMT364 User Manual
Outline description.
The SMT364 is a quad high-speed ADC module offering the following features:
- Four 14-bit ADCs (AD6645-105) sampling at up to 105MHz,
- Single width module,
- Two Sundance High-speed Bus (SHB) connectors,
- Four 20 MegaByte/s communication ports,
- Low-jitter on-board system clock,
- Xilinx Virtex-II FPGA,
- 50-Ohm terminated analogue inputs and outputs, external triggers and clocks
via MMBX (Huber and Suhner) connectors,
- User defined pins for external connections,
- Compatible with a wide range of Sundance SHB modules,
- TIM standard compatible,
- Default FPGA firmware implementing all the functions described along this
documentation.

Version 1.0 Page 7 of 37 SMT364 User Manual
Block Diagram - Architecture.
The following diagram shows the architecture of the SMT364.
Board Reset
2x Comm-Port/SDL
24 I/O pins
Xilinx FPGA
Virtex-II, FG456
XC2V1000-4
324 I/O Pins
1.5V Core
3.3V I/O
J2 Bottom Primary TIM
Connector
2x CommPorts/SDLs 1 & 4
J1 Top Primary TIM
Connector
2x CommPorts/SDLs 0& 3
#1
120 I/O pins
AC or DC
coupling*
2xAD6645 ADCs (A and B)
14-bit @ 105MSPS
52-pin LQFP
30 I/O pins; 28-bit data; ctl
2xAD6645 ADCs (C and D)
14-bit @ 105MSPS
52-pin LQFP
#2
Clock feedback
Trig
1
Trig
2
6-pin JTAG
header
On-board Oscillator
50 MHz
4 LEDs or
4 LVTTL I/O pins
FPGA PROM
XC18V04
Clock
Multiplexer
Clock
parameters
3 Power
supply
LEDs
‘FPGA configured’
LED
Clock feedback
Clk
1
Filter
Filter
2xClock
synthesizers
Clk
2
Clock selection
2Sundance High-speed
Bus connector: 2 x 60 bits
AC or DC
coupling*
JTAG chain
* Option to the board
#3
AC or DC
coupling*
#4
AC or DC
coupling*
30 I/O pins; 28-bit data; ctl
Figure 1 - Block Diagram.
Connections to the outside world are greyed out.
Main parts of the board are described in the next part of this document.

Version 1.0 Page 8 of 37 SMT364 User Manual
Architecture Description.
The module consists of a Xilinx Virtex-II FPGA, four Analog Devices (14-bit
monolithic sampling Analog-to-Digital converters) AD6645.
The AD6645 is a 14-bit monolithic sampling analog-to-digital converter. The chip
provides CMOS-compatible digital outputs. It is the Analog Devices’ fourth generation
of wideband ADCs. The AD6645 maintains outstanding AC performance up to input
frequencies of 200 MHz, which makes it suitable for multi-carrier 3G applications.
The AD6645 is able to sample from 30 up to 105 MHz. Nevertheless, it is possible to
reduce that rate by performing decimation on the data flow.
Parallel busses connect ADCs to the FPGA, which is responsible for transferring
samples from the converters. Two on-board frequency synthesizers generate
differential encode lines (sampling clocks) to feed the converters; two connectors for
two external clocks is also available. Each analogue signal input to the ADCs goes
through an extra stage, which can be an opamp (DC coupling) or an RF transformer
(AC coupling). The option must be defined when ordering a SMT364. ADCs can be
coupled together. i.e. they have the same sampling clock or have separate clocks,
one external and one coming from the on-board clock synthesizer.
The Xilinx FPGA Virtex-II is configured via a 6-pin JTAG header or from the on-board
Xilinx PROM (XC18V04) at startup. The default configuration mode is from a PROM,
which contains the standard modes of operation (as described in this document). An
on-board LED indicates that the FPGA is configured. Both devices, FPGA and
PROM are in the JTAG chain.
Four Communication links (ComPorts) following the Texas Instrument C4x standard
are connected to the FPGA and will be used to receive control words or for other
purpose. They can achieve transfers at up to 20Mbytes/s.
Two full SHB connectors (60-pin) are accessible from the FPGA. Both are output only
and carry samples from ADCs. There are two ADC data-flows per SHB connector).
Please refer to the SHB specifications for more details about ways connectors can be
configured. Both SHB can be implemented as either two 16-bit interfaces or a single
32-bit interface. In the case of a 32-bit interface, both ADCs must receive the same
sampling clock signal.
Four LEDs are driven by the FPGA. Four LVTTL I/Os for general purpose are also
available. No clamping diodes to 3.3 Volts and ground are available on the board to
avoid damaging pads on the FPGA. It is therefore to the customer to make sure the
signals connected to these I/Os are LVTTL and don’t show any overshoots.
External Clock, trigger and analogue input signals are all single-ended. External
connections to the board are all 50-Ohm terminated. External triggers have clamping
diodes to 3.3V and to Ground to avoid damaging the FPGA they are connected to.
A global reset signal is mapped to the FPGA from the top TIM connector to reset the
FPGA and reload the FPGA

Version 1.0 Page 9 of 37 SMT364 User Manual
Virtex FPGA.
What the FPGA does.
The SMT364 is populated with a Xilinx Virtex FPGA (XC2V1000-4FG456). This
device controls major functions on the module, like CommPorts and SHB
communications, data flows from the converters and clock management.
This FPGA needs being configured after power-up and after a module reset. This
operation is possible thanks to the on-board Xilinx PROM. This operation can be
done automatically when jumper J1 (Figure 8 - Connector Location.) is fitted. If it is
not fitted, no configuration is loaded into the FPGA and allows therefore the user to
program the FPGA via JTAG with no possible conflict.
Four control registers are implemented into this FPGA to set up converters, their data
format, clock synthesizers, CommPort and SHB. Some more details are given in the
next parts of this document.
The FPGA is serially programmed using the dedicated pins. The PROM is originally
programmed with a default bit stream, which implements all features mentioned in
this document.
Ressource occupied.
The default firmware, as it comes with the board, uses FPGA resources, such as
Ram Blocks, Flip-flop, Slices, I/O pads. The following table gathers all of them:
Number
used Out of Percentage of utilisation
Number of
External IOBs 170 324 52%
Number of
RAMB16s 0 40 0%
Number of
SLICEs 753 5120 14%
Number of
GCLKs 5 16 31%
Number of
DCMs 0 8 0%
Number of
External
DIFFMs
0 162 0%
Number of
External
DIFFSs
0 162 0%
Figure 2 - FPGA utilisation.

Version 1.0 Page 10 of 37 SMT364 User Manual
Most of the resources are not used by the default firmware, which allows the user to
implement some extra processing such as digital filters.
ADCs.
The SMT364 is populated with four AD6645s. For more details about these
converters (inner characteristics), please refer to the manufacturer (Analog Devices)
datasheets.
Data and control lines of the converters are all connected to the FPGA.
Clock management.
The SMT364 has two identical on-board low-jitter clock synthesizers, one per pair of
ADCs. Both have a Serial Port Interface. The FPGA is responsible for setting them to
the correct values loaded into a control register. A wide range of frequencies can be
set this way. The SPIs are write-only, i.e. they can’t be read back.
Clock multiplexers are also available on the board to route the appropriate clock
signal (from external or on-board source) to the converters. It is usual to have both
ADCs fed with the same sampling clock but it is possible to have an ADC receiving
the external clock and the second one receiving the on-board clock. In this particular
case, two 16-bit interfaces are necessary to transfer samples to an external TIM.
Sundance High-speed Bus - SHB.
The SMT364 provides 2 full SHB (Sundance High-speed Bus) connectors, labelled
SHBA (J2) and SHBB (J3) – see Figure 8 - Connector Location.)
SHBA and SHBB are set as transmitter only to transfer data coming from the
Analogue-to-Digital Converters to an external SHB module, for instance SMT365,
SMT365E or SMT374. Transfers at up to 100 MHz are supported on these two SHB
connectors.
The FPGA routes the data lines coming from ADCA and ADCB to SHBA and from
ADCC and ADCD to SHBB. The board offers to possibility to output data in either
two’s complement or binary format. It is also possible to output a 16-bit counter on
each SHB half for system testing purpose – It then becomes easier to detect any
missing data. The board can also be enabled to add channels with each other
ADCA+ADCB and/or ADCC+ADCD and/or ADCA+ADCB+ADCC+ADCD in binary
format only.
On each data path, decimators can be set to trim samples out. Decimators are
independent. If both decimators of a pair of channel (channels A and B or Channels
C and D) are set with the same values and if the sampling clocks (Channel A and
Channel B or Channel C and Channel D) are the same, data streams of a same SHB
connector can be considered as synchronised and therefore the two 16-bit data
streams can be considered as a single 32-bit data stream.
It is possible to control (start/stop) the data flow by the way of an external trigger, for
which the active level (high or low) can be set in a control register. It is recommended

Version 1.0 Page 11 of 37 SMT364 User Manual
to have external trigger signal synchronised to the sampling clock. This external
trigger also goes thought 7 latch stages.
Communication Ports (ComPorts).
The SMT364 provides 4 physical ComPorts: 0, 1, 3 and 4. The default bit stream
provided implements ComPort 4 (Input at reset) to load control registers. A physical
connection to a ComPort 0, 1 or 2 (Output at reset) is therefore necessary, to an
SMT365 for instance. Please report to the part dealing with ComPorts
(Communication Ports (ComPorts).) in this document for more details.
External triggering.
Two external trigger connectors (J6 and J12 – see Figure 8 - Connector Location.)
are available on the board to trigger converters from an external source. The
selection is made via a control register, where channel selection can also be set.
There is one trigger per pair of ADC channels.
Triggering consists in enabling or stopping the converters. This is available and
accurate as long as the triggering signals are synchronised on the sampling clock.
Triggering signals can be set as active high or low in via the control register.
Each trigger input is clamped to 3.3 and Ground to avoid damaging the FPGA I/Os.
This is achieved by using single diodes (BAV99). These diodes can support as
maximum, 200mA of forward current and 70 Volts of reverse voltage. It is to the
customer to consider this when building a system using an SMT364.
LEDs.
Seven LEDs (Figure 8 - Connector Location.) are available on the board. Four
(denoted 0, 1, 2, and 3 on the PCB – top left) of them, green, are driven by the
FPGA. In the default bitstream, they indicate what follows:
0 -> Flashing under the ADCA sampling clock (it can be useful to check that
the LED is flashing when using an external sampling clock signal),
1 -> Flashing under the ADCB sampling clock,
2 -> Flashing under the ADCB sampling clock,
3 -> Flashing under the ADCB sampling clock.
Two green LEDs, located at the bottom left and right of the board indicate the status
of the power supplies. Both should be on when the board is under power.
A red LED located on the top right of the board indicated when the FPGA is not
programme. In normal operation, i.e. J1 fitted (Figure 8 - Connector Location.), it
flashes once at power-up and after a module reset.
Just after a reset (TIM or FPGA Global Reset), the LEDs display the Firmware
version.

Version 1.0 Page 12 of 37 SMT364 User Manual
TTL I/Os.
Four TTL I/Os (J4 – see Figure 8 - Connector Location.) are connected directly to the
FPGA. They support LVTTL signals. It is recommended to make sure the lines
connected to these pins are LVTTL compatible in order not to damage the FPGA
pads, as lines are not clamped.
Sundance Standards.
Communication Ports (ComPorts).
According to the board you can get up to six 8-bit, data-parallel, inter-processor links
that follow Texas Instruments’ TMS320C4x Communication Port standard. Additional
information on the standard is available in the TMS320C4x User’s Guide chapter 12:
Communication ports and the Texas Instrument Module Specification.
The standard gives a TIM six links numbered from 0 to 5. Each link can be a
transmitter or a receiver, and will switch automatically between these states
depending on the way you use it. Writing to a receiver or reading from a transmitter
will cause a hardware negotiation (token exchange) that will reverse the state of both
ends of the link.
Following a processor reset, the first three links (0, 1, and 2) initialise as transmitters
and the remainder (3, 4, and 5) initialise as receivers. When you wire TIMs together
you must make sure that you only ever connect links initialising as transmitters to
links initialising as receivers; never connect two transmitters or two receivers. For
example, connecting link 0 of one TIM to link 4 of another is safe; connecting link 0 of
one TIM to link 2 of another could damage the hardware.
Always connect ComPort 0, 1 or 2 to ComPort 3, 4 or 5.
On most carrier board the physical connection between ComPorts is made with FMS
cables (Ref. SMT3xx-FMS). You must be careful when connecting the cables the
make sure that one end is inserted in the opposite sense to the other. One end must
have the blue backing facing out and the other must have the silver backing facing
out.
The SMT310Q (SMT320) motherboard communicates with the host PC using
ComPort 3 of the site 1 TIM. You should not make any other connections to this
ComPort.
ComPorts (Communication ports) links follow Texas Instrument C4x standard. They
are 8-bit parallel inter-processor ports of the ‘C4x processors.
The ComPorts drive at 3.3v signal levels.
The FPGA can implement up to two FIFO buffered ComPort interfaces fully compliant
with the TIM standard. They are guaranteed for a transfer rate of 20MB/s.
The FIFOs are useful to maintain a maximum bandwidth and to enable parallel
transfers.

Version 1.0 Page 13 of 37 SMT364 User Manual
Therefore, as an example, each CommPort can be associated with two 15x32-bit
unidirectional FIFOs implemented into the FPGA; one for input and one for output.
An additional one-word buffer makes them appear as 16x32-bit FIFOs.
DATA D[0..31] FIFO
16 x 32 x 2
D[0..7]
Control Logic and Status
STRB RDY REQ ACK
Port x
Figure 3 - CommPort interface data path.
Sundance High-speed Bus - SHB.
Both SHB buses are identical and 60-bit wide.
SHBs are parallel communication links for synchronous transmissions. Each SHB
can be divided into two independent 8-bit buses. Each 8-bit bus includes a clock and
three control signals: write enable, request and acknowledge. An SHB bus can also
be divided into two 16-bit buses and one 8-bit bus.
Here is the architecture of the SHB interface implemented into the FPGA:
D[0..31] FIFO
256 x 32 x 2
D[0..15]
Control Logic and Status
CLK WEN REQ ACK
SHB A
DATA
Figure 4 - SHB interface structure.
Communication links implemented on the SMT364.
The SMT364 provides 4 ComPort links. They are given the numbers 0, 1, 3 and 4.
The default firmware provided with the board implements ComPort4 as a control

Version 1.0 Page 14 of 37 SMT364 User Manual
register communication port, which means that every control register word has to be
sent to ComPort4 on the SMT364 to be received.
The board also connects two full SHB connectors (60 bits) to the FPGA. The FPGA
implements two 16-bit (or one 32-bit) unidirectional (transmitter only) interfaces per
SHB connector to send out samples coming from ADCs.
For more details about ComPorts and SHB.
The following link will give you more information:
External_Interface_User_manual.pdf

Version 1.0 Page 15 of 37 SMT364 User Manual
ADC Performance.
Description Specification
Analogue inputs
Maximum voltage
1.1 Volts peak-to-peak (AC coupling).
2.2 Volts peak-to-peak (DC coupling – Gain 1).
(Specify ADC coupling when placing an order)
Impedance 50 Ω.
Bandwidth
- No anti-aliasing filter on the board. It is to the
user to set one up if required.
- Input transformers (AC option): 2-775 MHz.
- Input opamps (DC option): 0-320 MHz
- A-to-D converters: 0-250 MHz.
External Clock
Minimum voltage
- DC-coupled input. Requires a External clock
signal centered around 0V.
- 0.2 Volt peak-to-peak minimum.
- Maximum voltage: 3.3 Volts
- Minimum voltage: -3.3 Volts
Impedance 50 Ω.
Frequency range 30-105 MHz – low jitter.
External Trigger
Frequency Range 30-105 MHz.
Signal format LVTTL (3.3 Volts) format – connected to 3.3V
FPGA – Clamp diodes to 3.3V and Ground.
Characteristics
Resolution 14 bits.
Output format Binary or 16-bit extended two’s complement.
Maximum sampling frequency 105 MHz.
SFDR Up to 81dB.
SNR Up to 63dB.
Figure 5 - ADC Performance.

Version 1.0 Page 16 of 37 SMT364 User Manual
The following graphs gives the average FFT of sixteen 16K-FFTs processed after
capturing data from Channel B – The on-board sampling frequency set to 105 MHz –
A 21MHz sine signal is fed to the board. The test has been performed without any
input filter (which explains the second peak due to harmonics) at all and with a 35dBc
harmonic performance signal generator.
Figure 6 - FFT ADC Channel - On-board clock.
Similar results are obtained when using an external clock. It is recommended to use
a low-jitter clock and a filter on the ADC inputs. They indeed have a large input
bandwidth and therefore allow a high level of harmonics in.
The SMT6600 package, provided with the SMT364 contains a documentation dealing
with performance. It shows some captures and FFT graphs at different frequencies.

Version 1.0 Page 17 of 37 SMT364 User Manual
SHB pinout.
Pin Signal Pin Signal Pin Signal
1 CLK0 21 D19 41 D39
2 D0 22 D20/ WEN1 42 D40
3 D1 23 D21/ REQ1 43 D41
4 D2 24 D22/ ACK1 44 D42
5 D3 25 D23/ CLK2 45 D43
6 D4 26 D24 46 D44/ WEN3
7 D5 27 D25 47 D45 REQ23
8 D6 28 D26 48 D46/ ACQ3
9 D7 29 D27 49 D47/ CLK3
10 D8/ WEN0 30 D28 50 D48
11 D9/ REQ0 31 D29 51 D49
12 D10/ ACK0 32 D30 52 D50
13 D11/CLK1 33 D31 53 D51
14 D12 34 D32/WEN2 54 D52
15 D13 35 D33/REQ2 55 D53
16 D14 36 D34/ ACK2 56 D54
17 D15 37 D35/ CLK3 57 D55
18 D16 38 D36 58 D56/ WEN4
19 D17 39 D37 59 D57/ REQ4
20 D18 40 D38 60 D58/ ACK4
Figure 7 - SHB Pinout.
32-bit Interface
16-bit interface
This standard is implemented using SAMTEC QSTRIP 0.50mm Hi-speed connectors.
To improve electrical performances, a ground plane is embedded in each QSTRIP
connector.
For long distances micro-coax ribbon cable is used to connect 2 QSTRIP connectors.

Version 1.0 Page 18 of 37 SMT364 User Manual
An SHB interface can be 8,16 or 32-bit wide.
The default FPGA firmware implements 2 16-bit interfaces.
FPGA Pinout.
###############################
# Constraint File Virtex II for SMT364
#Author:Philippe ROBERT
#$Date:23.07.2002
#$Version: 1.0 - Original draft
NET "adcd_data<4>" LOC = "W17" ;
#$Date: 09.09.2002
# $Version: 1.1 - CP1 removed and
Clock synthesizer changed
#$Date: 23.07.2002
NET "adcd_data<0>" LOC = "AB19" ;
#$Version 1.0 generated with
FloorPlanner
#$Version 1.1 01/04/03 - pinout
reviewed
# $Version 1.2 28/04/03 - CommPort 1
and 4 added
# (c) Sundance Multiprocessor
Technology #
###############################
# Start of Constraints extracted by
Floorplanner from the Design
# ADCD
NET "adcd_rdy_gclk" LOC = "AB12" ;
NET "adcd_rdy" LOC = "AA16" ;
NET "adcd_ovr" LOC = "V17" ;
NET "adcd_data<13>" LOC = "AB16"
;
NET "adcd_data<12>" LOC = "W16" ;
NET "adcd_data<11>" LOC = "Y16" ;
NET "adcd_data<10>" LOC = "V16" ;
NET "adcd_data<9>" LOC = "V15" ;
NET "adcd_data<8>" LOC = "AA17" ;
NET "adcd_data<7>" LOC = "AB17" ;
NET "adcd_data<6>" LOC = "AA18" ;
NET "adcd_data<5>" LOC = "AB18" ;
NET "adcd_data<3>" LOC = "Y17" ;
NET "adcd_data<2>" LOC = "W18" ;
NET "adcd_data<1>" LOC = "Y18" ;
# ADCC
NET "adcc_rdy_gclk" LOC = "Y12" ;
NET "adcc_rdy" LOC = "AA13" ;
NET "adcc_ovr" LOC = "Y15" ;
NET "adcc_data<13>" LOC = "AB13" ;
NET "adcc_data<12>" LOC = "U13" ;
NET "adcc_data<11>" LOC = "V13" ;
NET "adcc_data<10>" LOC = "W13" ;
NET "adcc_data<9>" LOC = "Y13" ;
NET "adcc_data<8>" LOC = "AA14" ;
NET "adcc_data<7>" LOC = "AB14" ;
NET "adcc_data<6>" LOC = "W14" ;
NET "adcc_data<5>" LOC = "Y14" ;
NET "adcc_data<4>" LOC = "U14" ;
NET "adcc_data<3>" LOC = "V14" ;
NET "adcc_data<2>" LOC = "AA15" ;
NET "adcc_data<1>" LOC = "AB15" ;
NET "adcc_data<0>" LOC = "W15" ;
# ADCB

Version 1.0 Page 19 of 37 SMT364 User Manual
NET "adcb_rdy_gclk" LOC = "V11" ;
NET "adcb_rdy" LOC = "AB7" ;
NET "adcb_ovr" LOC = "V9" ;
NET "adcb_data<13>" LOC = "AA7" ;
NET "adcb_data<12>" LOC = "U9" ;
NET "adcb_data<11>" LOC = "V8" ;
NET "adcb_data<10>" LOC = "Y8" ;
NET "adcb_data<9>" LOC = "W8" ;
NET "adcb_data<8>" LOC = "AB8" ;
NET "adcb_data<7>" LOC = "AA8" ;
NET "adcb_data<6>" LOC = "Y9" ;
NET "adcb_data<5>" LOC = "W9" ;
NET "adcb_data<4>" LOC = "AB9" ;
NET "adcb_data<3>" LOC = "AA9" ;
NET "adcb_data<2>" LOC = "Y10" ;
NET "adcb_data<1>" LOC = "W10" ;
NET "adcb_data<0>" LOC = "V10" ;
# ADCA
NET "adca_rdy_gclk" LOC = "Y11" ;
NET "adca_rdy" LOC = "AB4" ;
NET "adca_ovr" LOC = "W7" ;
NET "adca_data<13>" LOC = "AA4" ;
NET "adca_data<12>" LOC = "Y4" ;
NET "adca_data<11>" LOC = "AA3" ;
NET "adca_data<10>" LOC = "Y5" ;
NET "adca_data<9>" LOC = "W5" ;
NET "adca_data<8>" LOC = "V7" ;
NET "adca_data<7>" LOC = "V6" ;
NET "adca_data<6>" LOC = "AB5" ;
NET "adca_data<5>" LOC = "AA5" ;
NET "adca_data<4>" LOC = "Y6" ;
NET "adca_data<3>" LOC = "W6" ;
NET "adca_data<2>" LOC = "AB6" ;
NET "adca_data<1>" LOC = "AA6" ;
NET "adca_data<0>" LOC = "Y7" ;
# CLOCK SYNTHESIZERS
NET "freq_s_load_adc_CD" LOC =
"C17" ;
NET "freq_s_load_adc_AB" LOC =
"A18" ;
NET "freq_s_data_adc_CD" LOC =
"B17" ;
NET "freq_s_data_adc_AB" LOC =
"B19" ;
NET "freq_s_clock_adc_CD" LOC =
"A17" ;
NET "freq_s_clock_adc_AB" LOC =
"A19" ;
NET "freq_np_load_adc_CD" LOC =
"D17" ;
NET "freq_np_load_adc_AB" LOC =
"B18" ;
NET "freq_master_reset_CD" LOC =
"C16" ;
NET "freq_master_reset_AB" LOC =
"D16" ;
NET "freq_clk_sel_adc_CD<1>" LOC
= "E17" ;
NET "freq_clk_sel_adc_CD<0>" LOC
= "E16" ;
NET "freq_clk_sel_adc_AB<1>" LOC =
"F18" ;
NET "freq_clk_sel_adc_AB<0>" LOC =
"D21" ;
# MISC
NET "ttls<3>" LOC = "A15" ;
NET "ttls<2>" LOC = "C15" ;
NET "ttls<1>" LOC = "B15" ;
NET "ttls<0>" LOC = "D15" ;
NET "pxi_trig4" LOC = "D18" ;

Version 1.0 Page 20 of 37 SMT364 User Manual
NET "pxi_trig3" LOC = "C21" ;
NET "pxi_trig2" LOC = "C22" ;
NET "pxi_trig1" LOC = "E18" ;
NET "pxi_clk" LOC = "C18" ;
NET "nreset" LOC = "V12" ;
NET "leds<3>" LOC = "F14" ;
NET "leds<2>" LOC = "E15" ;
NET "leds<1>" LOC = "A16" ;
NET "leds<0>" LOC = "B16" ;
NET "iiofs<2>" LOC = "Y21" ;
NET "iiofs<1>" LOC = "AA20" ;
NET "iiofs<0>" LOC = "W20" ;
NET "conf_init" LOC = "AA19" ;
NET "conf_din" LOC = "V18" ;
NET "clock" LOC = "D11" ;
NET "adc_trig_CD" LOC = "T21" ;
NET "adc_trig_AB" LOC = "T2" ;
# COMMPORT 4
NET "cp4_stb" LOC = "A7" ;
NET "cp4_req" LOC = "B7" ;
NET "cp4_rdy" LOC = "D7" ;
NET "cp4_data<7>" LOC = "D8" ;
NET "cp4_data<6>" LOC = "C8" ;
NET "cp4_data<5>" LOC = "B8" ;
NET "cp4_data<4>" LOC = "A8" ;
NET "cp4_data<3>" LOC = "E9" ;
NET "cp4_data<2>" LOC = "F9" ;
NET "cp4_data<1>" LOC = "D9" ;
NET "cp4_data<0>" LOC = "C9" ;
NET "cp4_ack" LOC = "C7" ;
# COMMPORT 3
NET "cp3_stb" LOC = "V19" ;
NET "cp3_req" LOC = "V22" ;
NET "cp3_rdy" LOC = "V20" ;
NET "cp3_data<7>" LOC = "T20" ;
NET "cp3_data<6>" LOC = "T19" ;
NET "cp3_data<5>" LOC = "U22" ;
NET "cp3_data<4>" LOC = "U21" ;
NET "cp3_data<3>" LOC = "U20" ;
NET "cp3_data<2>" LOC = "U19" ;
NET "cp3_data<1>" LOC = "T18" ;
NET "cp3_data<0>" LOC = "U18" ;
NET "cp3_ack" LOC = "V21" ;
# COMMPORT 1
NET "cp1_stb" LOC = "C12" ;
NET "cp1_req" LOC = "B13" ;
NET "cp1_rdy" LOC = "B12" ;
NET "cp1_data<7>" LOC = "C13" ;
NET "cp1_data<6>" LOC = "D13" ;
NET "cp1_data<5>" LOC = "E13" ;
NET "cp1_data<4>" LOC = "E14" ;
NET "cp1_data<3>" LOC = "A14" ;
NET "cp1_data<2>" LOC = "B14" ;
NET "cp1_data<1>" LOC = "C14" ;
NET "cp1_data<0>" LOC = "D14" ;
NET "cp1_ack" LOC = "A13" ;
# COMMPORT 0
NET "cp0_stb" LOC = "T3" ;
NET "cp0_req" LOC = "T5" ;
NET "cp0_rdy" LOC = "T4" ;
NET "cp0_data<7>" LOC = "U1" ;
NET "cp0_data<6>" LOC = "U2" ;
NET "cp0_data<5>" LOC = "V1" ;
NET "cp0_data<4>" LOC = "V2" ;
NET "cp0_data<3>" LOC = "U3" ;
NET "cp0_data<2>" LOC = "U4" ;