Analog Devices ADV8005 Quick user guide

ADV8005 Hardware Reference Manual
UG-707
One Technology Way • P.O. Box 9106 • Norwood, MA 02062-9106, U.S.A. • Tel: [phone] • Fax: [phone] • www.analog.com
ADV8005 Functionality and Features
PLEASE SEE THE LAST PAGE FOR AN IMPORTANT
WARNING AND LEGAL TERMS AND CONDITIONS. Rev. A | Page 1 of 317

UG-707 ADV8005 Hardware Reference Manual
TABLE OF CONTENTS
Understanding the ADV8005 Hardware Manual............................................................................................................ 10
Description of the Hardware Manual..........................................................................................................................................10
Disclaimer .......................................................................................................................................................................................10
Trademark and Service Mark Notice...........................................................................................................................................10
Number Notations..........................................................................................................................................................................10
Register Access Conventions ........................................................................................................................................................10
Acronyms and Abbreviations .......................................................................................................................................................10
Field Function Description ...........................................................................................................................................................13
References........................................................................................................................................................................................14
1. Introduction to the ADV8005 ................................................................................................................................ 15
1.1. Overview..........................................................................................................................................................................15
1.1.1. Digital Video Input .............................................................................................................................................................16
1.1.2. Flexible Digital Core...........................................................................................................................................................17
1.1.3. Video Signal Processor.......................................................................................................................................................17
1.1.4. Bitmap On Screen Display.................................................................................................................................................18
1.1.5. External DDR2 Memory....................................................................................................................................................19
1.1.6. HDMI Transmitter .............................................................................................................................................................19
1.1.7. Video Encoder.....................................................................................................................................................................19
1.1.8. Digital Video Output..........................................................................................................................................................19
1.2. Main Features of the ADV8005 ....................................................................................................................................20
1.2.1. Video Signal Processor.......................................................................................................................................................20
1.2.1.1. Primary VSP ..........................................................................................................................................................................................20
1.2.1.2. Horizontal Pre-Scaler...........................................................................................................................................................................20
1.2.1.3. Secondary VSP ......................................................................................................................................................................................20
1.2.2. OSD.......................................................................................................................................................................................20
1.2.3. Video Encoder.....................................................................................................................................................................21
1.2.4. HDMI 1.4 Transmitter .......................................................................................................................................................21
1.2.5. Additional Features.............................................................................................................................................................21
1.3. Protocol for Main I2C Port ............................................................................................................................................23
1.4. Configuring the ADV8005............................................................................................................................................24
2. ADV8005 Top Level Control .................................................................................................................................. 25
2.1. ADV8005 Modes of Operation.....................................................................................................................................26
2.1.1. Selecting a Mode .................................................................................................................................................................27
2.1.2. Mode 1..................................................................................................................................................................................28
2.1.3. Mode 2..................................................................................................................................................................................29
2.1.4. Mode 3..................................................................................................................................................................................30
2.1.5. Mode 4..................................................................................................................................................................................31
2.1.6. Mode 5..................................................................................................................................................................................32
2.1.7. Mode 6..................................................................................................................................................................................33
2.1.8. Mode 7..................................................................................................................................................................................34
2.1.9. Mode 8..................................................................................................................................................................................35
2.1.10. Mode 9 - Bypass ..................................................................................................................................................................36
2.1.11. Mode 10 – Picture in Picture (PiP) (External OSD Less Than 720p) .........................................................................37
2.1.12. Mode 11 – PIP (External OSD Greater Than or Equal To 720p).................................................................................38
2.1.13. Mode 12 – Dual Zone OSD ...............................................................................................................................................39
Rev. A | Page 2 of 317

ADV8005 Hardware Reference Manual UG-707
2.1.14. Mode 13 – OSD from HDMI RX .....................................................................................................................................40
2.1.15. Mode 14 – Handling Triple Inputs ...................................................................................................................................41
2.2. ADV8005 Top Level Overview.....................................................................................................................................41
2.2.1. Video Muxing......................................................................................................................................................................41
2.2.2. Digital Video Input.............................................................................................................................................................45
2.2.2.1. Video TTL Input ...................................................................................................................................................................................46
2.2.2.2. EXOSD TTL Input................................................................................................................................................................................46
2.2.2.3. TTL Output ...........................................................................................................................................................................................46
2.2.2.4. Treatment o f Unused TTL Inputs .....................................................................................................................................................48
2.2.2.5. Serial Video Rx......................................................................................................................................................................................52
2.2.2.6. Primary Input Channel........................................................................................................................................................................52
2.2.2.7. Secondary Input Channel....................................................................................................................................................................57
2.2.2.8. RX Input Channel.................................................................................................................................................................................61
2.2.3. Updither Configuration .....................................................................................................................................................62
2.2.4. Clock Configuration...........................................................................................................................................................62
2.2.4.1. PVSP Output Timing ...........................................................................................................................................................................66
2.2.4.2. SVSP Output Timing............................................................................................................................................................................67
2.2.4.3. Frame Tracking .....................................................................................................................................................................................67
2.2.5. DDR2 Interface ...................................................................................................................................................................68
2.2.5.1. DDR2 Configuration............................................................................................................................................................................69
2.2.5.2. DDR2 Bandwidth and Memory Selection ........................................................................................................................................70
2.2.5.3. Single DDR2 Memory Configuration................................................................................................................................................72
2.2.5.4. DDR2 Loopback Test ...........................................................................................................................................................................72
2.2.6. I2C Auto Increment.............................................................................................................................................................73
2.2.7. SPI Loop Through ..............................................................................................................................................................74
2.2.8. VBI Data Insertion .............................................................................................................................................................74
2.2.8.1. Extraction Overview ............................................................................................................................................................................74
2.2.8.2. Ancillary Data Extraction....................................................................................................................................................................74
2.2.8.3. SPI Data Extraction ..............................................................................................................................................................................75
2.2.8.4. VBI Data Delay .....................................................................................................................................................................................75
2.2.9. Resets ....................................................................................................................................................................................76
2.2.10. Image Processing Colorimetry Breakdown ....................................................................................................................78
2.2.11. AV-Codes.............................................................................................................................................................................79
2.2.12. Color Space Conversion.....................................................................................................................................................83
2.2.12.1. Primary Input Channel CSC.........................................................................................................................................................83
2.2.12.2. Secondary Input Channel CSC.....................................................................................................................................................86
2.2.12.3. RX Input Channel CSC..................................................................................................................................................................89
2.2.12.4. TTL Output CSC ............................................................................................................................................................................92
2.2.12.5. HDMI Transmitter CSCs...............................................................................................................................................................95
2.2.13. VGA Position and Phase Information .............................................................................................................................98
2.2.14. ADV8005 Silicon Revision ................................................................................................................................................103
2.2.15. System Configuration.........................................................................................................................................................103
3. Video Signal Processing .......................................................................................................................................... 104
3.1. Introduction ....................................................................................................................................................................104
3.2. Primary VSP....................................................................................................................................................................104
3.2.1. Introduction to PVSP.........................................................................................................................................................104
3.2.1.1. Autoconfiguration ................................................................................................................................................................................105
3.2.1.2. Customized Input/Output Video Format Configuration ...............................................................................................................107
3.2.1.3. Field/Frame Buffer Number................................................................................................................................................................108
Rev. A | Page 3 of 317

UG-707 ADV8005 Hardware Reference Manual
3.2.1.4. Field/Frame Buffer Address and Size.................................................................................................................................................108
3.2.1.5. Frame Latency.......................................................................................................................................................................................110
3.2.1.6. Game Mode ...........................................................................................................................................................................................111
3.2.1.7. Low Latency Mode ...............................................................................................................................................................................112
3.2.1.8. Freezing Output Video.........................................................................................................................................................................113
3.2.1.9. Progressive Cadence Detection ..........................................................................................................................................................113
3.2.2. PVSP Video Input Module ................................................................................................................................................114
3.2.2.1. VIM Cropper.........................................................................................................................................................................................114
3.2.2.2. Horizontal Down Scaler ......................................................................................................................................................................116
3.2.2.3. Scaler Interpolation Mode...................................................................................................................................................................116
3.2.2.4. Scaler Controls ......................................................................................................................................................................................117
3.2.2.5. Pixel Packer............................................................................................................................................................................................117
3.2.3. PVSP Video Output Module .............................................................................................................................................118
3.2.3.1. Pixel Unpacker ......................................................................................................................................................................................119
3.2.3.2. VOM Cropper .......................................................................................................................................................................................119
3.2.3.3. Motion Detection..................................................................................................................................................................................120
3.2.3.4. Low Angle De-interlacing ...................................................................................................................................................................121
3.2.3.5. Cadence Detection................................................................................................................................................................................121
3.2.3.6. CUE Correction ....................................................................................................................................................................................122
3.2.3.7. Random Noise Reduction ...................................................................................................................................................................123
3.2.3.8. Mosquito Noise Reduction..................................................................................................................................................................124
3.2.3.9. Block Noise Reduction.........................................................................................................................................................................124
3.2.3.10. Sharpness Enhancement................................................................................................................................................................126
3.2.3.11. Scaler ................................................................................................................................................................................................126
3.2.3.12. Panorama Mode..............................................................................................................................................................................128
3.2.3.13. Output Port......................................................................................................................................................................................128
3.2.3.14. Demo Function...............................................................................................................................................................................131
3.2.3.15. Progressive to Interlaced Converter.............................................................................................................................................133
3.2.3.16. Automatic Contrast Enhancement ..............................................................................................................................................134
3.3. Secondary VSP................................................................................................................................................................134
3.3.1. Introduction to SVSP .........................................................................................................................................................134
3.3.1.1. Autoconfiguration ................................................................................................................................................................................136
3.3.1.2. Customized Input/Output Video Format Configuration ...............................................................................................................138
3.3.1.3. Frame Buffer Number..........................................................................................................................................................................138
3.3.1.4. Frame Buffer Address and Size...........................................................................................................................................................138
3.3.1.5. Frame Latency.......................................................................................................................................................................................140
3.3.1.6. Freezing Output Video.........................................................................................................................................................................141
3.3.2. SVSP Video Input Module (VIM) ....................................................................................................................................141
3.3.2.1. VIM Cropper.........................................................................................................................................................................................142
3.3.2.2. Scaler.......................................................................................................................................................................................................143
3.3.2.3. Scaler Interpolation Mode...................................................................................................................................................................144
3.3.2.4. VIM Miscellaneous Control................................................................................................................................................................144
3.3.2.5. Panorama Mode....................................................................................................................................................................................145
3.3.2.6. Pixel Packer............................................................................................................................................................................................145
3.3.3. SVSP Video Output Module..............................................................................................................................................146
3.3.3.1. Pixel Unpacker ......................................................................................................................................................................................147
3.3.3.2. VOM Cropper .......................................................................................................................................................................................147
3.3.3.3. Output Port............................................................................................................................................................................................148
3.3.3.4. DDR Bypass Mode................................................................................................................................................................................151
3.3.3.5. Progressive to Interlaced Converter in SVSP....................................................................................................................................152
3.4. VSP Register Access Protocols......................................................................................................................................152
Rev. A | Page 4 of 317

ADV8005 Hardware Reference Manual UG-707
3.4.1. Bootup Protocol ..................................................................................................................................................................153
3.4.2. Reboot Protocol ..................................................................................................................................................................154
3.4.3. Gentle Reboot Protocol......................................................................................................................................................155
3.4.4. VOM Set Protocol...............................................................................................................................................................156
3.4.5. Free Access Protocol...........................................................................................................................................................156
3.5. Horizontal Pre-scaler .....................................................................................................................................................157
3.5.1. HPS Downscaling ...............................................................................................................................................................158
3.5.2. HPS Upscaling.....................................................................................................................................................................159
3.5.3. Using the HPS for converting between 3D to 2D Video formats.................................................................................160
3.5.4. 3D Side by Side Full............................................................................................................................................................161
3.5.5. 3D Side by Side Full............................................................................................................................................................162
3.6. External Sync Mode .......................................................................................................................................................162
3.6.1. Functional Description ......................................................................................................................................................163
3.7. Progressive to Interlaced Conversion ..........................................................................................................................165
4. On Screen Display ................................................................................................................................................... 166
4.1. Introduction ....................................................................................................................................................................166
4.1.1. Features ................................................................................................................................................................................166
4.1.2. OSD System Application Diagram ...................................................................................................................................166
4.1.3. Typical OSD Component Sizes .........................................................................................................................................167
4.2. Architecture Overview...................................................................................................................................................167
4.2.1. Introduction ........................................................................................................................................................................167
4.2.2. Top Level Diagram .............................................................................................................................................................167
4.2.3. OSD Blending......................................................................................................................................................................168
4.2.4. External Alpha Blending....................................................................................................................................................169
4.2.5. OSD Core .............................................................................................................................................................................169
4.2.5.1. OSD Core Region Definition ..............................................................................................................................................................170
4.2.5.2. OSD Color Space ..................................................................................................................................................................................171
4.2.6. OSD Timers .........................................................................................................................................................................171
4.2.7. OSD Scaler ...........................................................................................................................................................................174
4.2.8. OSD Master/Slave SPI Interface .......................................................................................................................................174
4.2.8.1. Overview ................................................................................................................................................................................................174
4.2.8.2. SPI Slave Interface.................................................................................................................................................................................178
4.2.8.3. SPI Master Interface .............................................................................................................................................................................180
4.2.9. OSD Initialization...............................................................................................................................................................181
5. Serial Video Receiver .............................................................................................................................................. 182
5.1. + 5 V Detect ....................................................................................................................................................................182
5.2. TMDS Clock Activity Detection ..................................................................................................................................183
5.3. Clock and Data Termination Control..........................................................................................................................183
5.4. AV Mute Status ...............................................................................................................................................................184
5.5. Deep Color Mode Support ............................................................................................................................................184
5.6. Video FIFO......................................................................................................................................................................185
5.7. Pixel Repetition...............................................................................................................................................................186
5.8. Sync Signal Polarity Readbacks ....................................................................................................................................187
5.9. InfoFrame Registers .......................................................................................................................................................188
5.9.1. InfoFrame Collection Mode..............................................................................................................................................188
5.9.2. InfoFrame Checksum Error Flags ....................................................................................................................................188
5.9.3. AVI InfoFrame Registers ...................................................................................................................................................189
Rev. A | Page 5 of 317

UG-707 ADV8005 Hardware Reference Manual
5.9.4. SPD InfoFrame Registers...................................................................................................................................................190
5.9.5. MPEG Source InfoFrame Registers..................................................................................................................................191
5.9.6. Vendor Specific InfoFrame Registers...............................................................................................................................191
5.10. Packet Registers ..............................................................................................................................................................192
5.10.1. ISRC Packet Registers.........................................................................................................................................................192
5.10.2. Gamut Metadata Packets ...................................................................................................................................................194
5.11. Customizing Packet/InfoFrame Storage Registers .....................................................................................................195
5.12. HDMI Section Reset Strategy .......................................................................................................................................196
6. HDMI Transmitter .................................................................................................................................................. 197
6.1. General Controls ............................................................................................................................................................197
6.2. Reset Strategy ..................................................................................................................................................................199
6.3. HDMI DVI Selection .....................................................................................................................................................199
6.4. AV Mute...........................................................................................................................................................................199
6.5. Source Product Description InfoFrame ......................................................................................................................200
6.6. Spare Packets and VSI Support.....................................................................................................................................201
6.7. System Monitoring .........................................................................................................................................................204
6.7.1. General Status and Interrupts ...........................................................................................................................................204
6.7.2. VSYNC Interrupt ................................................................................................................................................................205
6.8. EDID/HDCP Controller Status....................................................................................................................................205
6.9. EDID/HDCP Controller Error Codes.........................................................................................................................205
6.10. Video Setup .....................................................................................................................................................................206
6.10.1. Input Format........................................................................................................................................................................206
6.10.2. Video Mode Detection.......................................................................................................................................................206
6.10.3. Pixel Repetition ...................................................................................................................................................................207
6.10.4. Video Related Packets and InfoFrames............................................................................................................................208
6.10.5. AVI InfoFrame ....................................................................................................................................................................208
6.10.6. MPEG InfoFrame................................................................................................................................................................209
6.10.7. Gamut Metadata .................................................................................................................................................................210
6.11.Audio Setup.....................................................................................................................................................................212
6.11.1. Audio Architecture .............................................................................................................................................................212
6.11.2. Audio from Serial Video Rx ..............................................................................................................................................212
6.11.3. Audio Configuration ..........................................................................................................................................................213
6.11.3.1. I2S Audio .........................................................................................................................................................................................215
6.11.3.2. SPDIF Audio ...................................................................................................................................................................................221
6.11.3.3. DSD Audio ......................................................................................................................................................................................221
6.11.3.4. HBR Audio ......................................................................................................................................................................................222
6.11.4. N and CTS Parameters.......................................................................................................................................................223
6.11.4.1. N Parameter.....................................................................................................................................................................................223
6.11.4.2. CTS Parameter ................................................................................................................................................................................224
6.11.4.3. Recommended N and Expected CTS Values..............................................................................................................................224
6.11.5. Audio Sample Packets ........................................................................................................................................................225
6.11.6. Audio InfoFrame.................................................................................................................................................................230
6.11.7. ACP Packet ..........................................................................................................................................................................230
6.11.8. ISRC Packet .........................................................................................................................................................................231
6.12. EDID Handling...............................................................................................................................................................233
6.12.1. Reading the EDID...............................................................................................................................................................233
6.12.2. EDID Definitions................................................................................................................................................................233
Rev. A | Page 6 of 317

ADV8005 Hardware Reference Manual UG-707
6.12.3. Additional Segments ..........................................................................................................................................................233
6.12.4. edid_tries Control...............................................................................................................................................................234
6.12.5. EDID Reread Control.........................................................................................................................................................234
6.13. HDCP Handling .............................................................................................................................................................235
6.13.1. One Sink and No Upstream Devices................................................................................................................................235
6.13.2. Multiple Sinks and No Upstream Devices.......................................................................................................................236
6.13.3. Software Implementation ..................................................................................................................................................238
6.13.4. AV Mute ...............................................................................................................................................................................239
6.14. Audio Return Channel...................................................................................................................................................239
6.15. Charge Injection Settings ..............................................................................................................................................240
6.16. Enabling and Disabling the HDMI TMDS Otuputs..................................................................................................240
6.17. HDMI TX Source Termination ....................................................................................................................................241
6.18. HDMI ACR Packet Transmission ................................................................................................................................242
7. Video Encoder Introduction to the ADV8005....................................................................................................... 243
7.1. Introduction ....................................................................................................................................................................243
7.2. Input Configuration .......................................................................................................................................................243
7.3. Output Configuration....................................................................................................................................................246
7.4. Additional Design Features...........................................................................................................................................247
7.4.1. Output Oversampling ........................................................................................................................................................248
7.4.2. Subcarrier Frequency Lock (SFL) Mode.........................................................................................................................248
7.4.3. SD VCR FF/RW Synchronization.....................................................................................................................................249
7.4.4. Vertical Blanking Interval..................................................................................................................................................249
7.4.5. SD Subcarrier Frequency Control ....................................................................................................................................249
7.4.5.1. Programming the FSC .........................................................................................................................................................................250
7.4.6. SD Non Interlaced Mode (240p/288p) ............................................................................................................................250
7.4.7. Filters ....................................................................................................................................................................................250
7.4.7.1. SD Filters................................................................................................................................................................................................250
7.4.7.2. ED/HD Filters .......................................................................................................................................................................................253
7.4.8. ED/HD Test Pattern Generator.........................................................................................................................................254
7.4.9. Color Space Conversion Matrix........................................................................................................................................255
7.4.10. ED/HD Manual CSC Matrix Adjust Feature ..................................................................................................................255
7.4.10.1. Programming the CSC Matrix......................................................................................................................................................257
7.4.11. SD Luma and Color Scale Control ...................................................................................................................................257
7.4.12. SD Hue Adjust Control ......................................................................................................................................................258
7.4.13. SD Brightness Detect..........................................................................................................................................................259
7.4.14. SD Brightness Control .......................................................................................................................................................259
7.4.15. Double Buffering.................................................................................................................................................................260
7.4.15.1. ED/HD Doubling Buffering..........................................................................................................................................................260
7.4.15.2. SD Doubling Buffering ..................................................................................................................................................................260
7.4.16. Programmable DAC Gain Control...................................................................................................................................261
7.4.17. Gamma Correction.............................................................................................................................................................262
7.4.17.1. ED/HD Gamma Correction .........................................................................................................................................................264
7.4.17.2. SD Gamma Correction..................................................................................................................................................................265
7.4.18. ED/HD Sharpness Filter and Adaptive Filter Controls .................................................................................................266
7.4.18.1. ED/HD Sharpness Filter Mode.....................................................................................................................................................266
7.4.18.2. ED/HD Adaptive Filters ................................................................................................................................................................267
7.4.18.3. ED/HD Adaptive Filter Modes.....................................................................................................................................................268
7.4.18.4. ED/HD Sharpness Filter and Adaptive Filter Application Examples .....................................................................................269
Rev. A | Page 7 of 317

UG-707 ADV8005 Hardware Reference Manual
7.4.19. SD Digital Noise Reduction ..............................................................................................................................................271
7.4.19.1. Coring Gain Border .......................................................................................................................................................................272
7.4.19.2. Coring Gain Data ...........................................................................................................................................................................272
7.4.19.3. DNR Threshold...............................................................................................................................................................................273
7.4.19.4. Border Area .....................................................................................................................................................................................273
7.4.19.5. Block Size Control..........................................................................................................................................................................273
7.4.19.6. DNR Input Select Control.............................................................................................................................................................274
7.4.19.7. DNR Mode Control........................................................................................................................................................................274
7.4.19.8. DNR Block Offset Control ............................................................................................................................................................275
7.4.19.9. SD Active Video Edge Control .....................................................................................................................................................275
7.5. Vertical Blanking Interval..............................................................................................................................................276
7.6. DAC Configurations ......................................................................................................................................................277
7.6.1. Voltage Reference................................................................................................................................................................277
7.6.2. Video Output Buffer and Optional Output Filter ..........................................................................................................277
8. Interrupts................................................................................................................................................................. 280
8.1. Interrupt Pins ..................................................................................................................................................................280
8.1.1. Interrupt Duration..............................................................................................................................................................280
8.1.2. Storing Masked Interrupts.................................................................................................................................................281
8.2. Serial Video Rx Interrupts.............................................................................................................................................281
8.2.1. Introduction ........................................................................................................................................................................281
8.2.2. Interrupt Architecture Overview......................................................................................................................................284
8.2.2.1. Multiple Interrupt Events ....................................................................................................................................................................285
8.2.3. Serial Video Interrupts Validity Checking Process ........................................................................................................285
8.3. VSP and OSD Section ....................................................................................................................................................285
8.3.1. Interrupt Architecture Overview......................................................................................................................................286
8.4. HDMI Tx core.................................................................................................................................................................286
8.4.1. Introduction ........................................................................................................................................................................286
8.4.2. Interrupt Architecture Overview......................................................................................................................................287
8.4.3. HDMI Tx Interrupt Polarity .............................................................................................................................................287
Appendix A ....................................................................................................................................................................... 288
PCB Layout Recommendations....................................................................................................................................................288
Analogue/Digital Video Interface Outputs......................................................................................................................................288
External DDR2 Memory Requirements...........................................................................................................................................288
Power Supply Bypassing .....................................................................................................................................................................289
General Digital Inputs and Outputs .................................................................................................................................................289
XTAL and Load Cap Value Selection................................................................................................................................................289
Encoder Component Placement .......................................................................................................................................................290
HDMI Transmitter Component Placement.....................................................................................................................................290
Power Supply Design and Sequencing..............................................................................................................................................290
Appendix B........................................................................................................................................................................ 292
Unused Pin List ..............................................................................................................................................................................292
Appendix C ....................................................................................................................................................................... 304
Pixel Input and Output Formats...................................................................................................................................................304
Rev. A | Page 8 of 317

ADV8005 Hardware Reference Manual UG-707
REVISION HISTORY
1/15—Rev. 0 to Rev. A
Changes to Spare Packets and VSI Support Section ................ 201
Added VSYNC Interrupt Section and Table 53; Renumbered
Sequentially ................................................................................... 205
6/14—Revision 0: Initial Version
Rev. A | Page 9 of 317

UG-707 ADV8005 Hardware Reference Manual
UNDERSTANDING THE ADV8005 HARDWARE MANUAL
DESCRIPTION OF THE HARDWARE MANUAL
This manual provides a detailed description of the functionality and features supported by the ADV8005.
DISCLAIMER
The information contained in this document is proprietary of Analog Devices Inc. (ADI). This document must not be made available to anybody
other than the intended recipient without the written permission of ADI.
The content of this document is believed to be correct. If any errors are found within this document or, if clarification is needed, contact Analog
Devices.
TRADEMARK AND SERVICE MARK NOTICE
The Analog Devices logo is a registered trademark of Analog Devices, Inc. All other brand and product names are trademarks or service marks
of their respective owners.
NUMBER NOTATIONS
Notation Description
bit N Bits are numbered in little endian format, that is, the least
significant bit of a number is referred to as Bit 0
V[X:Y] Bit field representation covering bit X to Y of a value or a field V
0xNN Hexadecimal (base-16) numbers are preceded by the prefix‘0x’
0bNN Binary (base-2) numbers are preceded by the prefix ‘0b’
NN Decimal (base-10) are represented using no additional prefixes
or suffixes
REGISTER ACCESS CONVENTIONS
Mode Description
R/W Memory location has read and write access.
R Memory location has read access only. A read always returns 0
unless specified otherwise.
W Memory location has write access only.
ACRONYMS AND ABBREVIATIONS
This is a list of common acronyms and abbreviations found in Analog Devices Hardware Manuals.
Acronym/Abbreviation Description
ACP Audio Content Protection
ACR Audio Clock Regeneration
ADC Analog to Digital Converter
AFE Analog Front End
AGC
Automatic Gain Control
Ainfo HDCP register. Refer to HDCP documentation.
AKSV HDCP Transmitter Key Selection Vector. Refer to HDCP documentation.
An 64-bit pseudo-random value generated by HDCP cipher function of device A
ARC Audio Return Channel
AUD_IN Audio Input Pin
AVI Auxiliary Video Information
Aux Auxiliary
Bcaps HDCP register. Refer to HDCP documentation.
Rev. A | Page 10 of 317