Atmel SpaceWire Router SpW-10X User manual

Ref.: UoD_SpW-10X_
UserManual
Issue: 3.4
SpW-10X
SpaceWire Router
User Manual Date: 11th July 2008
Preliminary 1
SpW-10X SpaceWire Router
User Manual
Ref: UoD_SpW-10X_UserManual
Atmel Part No.: AT7910E
Document Revision: Issue 3.4
Date: 11th July 2008
Prepared by - Chris McClements, University of Dundee
Steve Parkes, University of Dundee
Gerald Kempf, Austrian Aerospace
Checked by - Steve Parkes, University of Dundee
ESA Manager - Pierre Fabry, ESTEC

Ref.: UoD_SpW-10X_
UserManual
Issue: 3.4
SpW-10X
SpaceWire Router
User Manual Date: 11th July 2008
Preliminary 2
Document Change log
Date Issue Comments Author
19th-March-2004 Issue 1.0 Initial draft version Chris McClements
26th-August-2004 Issue 1.2 Timing for FPGA model added Chris McClements
16 November 2004 Issue 1.3 Register Definitions Updated Chris McClements
27 April 2004 Issue 1.4 Latency and Jitter Specifications
added
Chris McClements
2 May 2005 Issue 1.5 Footer indicates “Preliminary.”
Section 8.6 subject to change
notice added to front page.
Steve Parkes
21 December 2005 Issue 1.6 RMAP section added Chris McClements
19th July 2006 Issue 1.7 Corrections and clarifications Chris McClements
18th August 2006 Issue 2.0 Editorial changes and
clarifications
Steve Parkes
3rd July 2007 Issue 2.1 Added sections on ASIC pin
placement, ASIC power
consumption, bias resistors,
phase locked loop and
anomalies.
Chris McClements
Steve Parkes
28th September 2007 Issue 2.2 Modifications before handed to
Atmel
Chris McClements,
Gerald Kempf
4th October 2007 Issue 2.3 Modifications to SpaceWire
signal names (Map pin 1 to 0)
Chris McClements,
Gerald Kempf
3rd December 2007 Issue 2.4 Updates as user manual.
Changed document name to
UoD_SpW_10X_UserManual.doc
Chris McClements,
Gerald Kempf
11th December 2007 Issue 2.5 Redistribute with PLL settings Chris McClements
Gerald Kempf
18th January 2008 Issue 3.0 Major edit providing clarifications
and additional application details
throughout document.
Section added on Application
Guidelines giving example circuit
diagram and PCB layout
Steve Parkes

Ref.: UoD_SpW-10X_
UserManual
Issue: 3.4
SpW-10X
SpaceWire Router
User Manual Date: 11th July 2008
Preliminary 3
guidelines.
Section added on anomalies and
warnings.
Section added on Technical
Support.
20th January 2008 Issue 3.1 Corrections and example
schematic improved.
Steve Parkes
18th April 2008 Issue 3.2 Explanation of non-blocking
cross bar switch added.
Cold sparing information added.
VCO bias resistor value
corrected (Section 5.7.4).
Tri-state mode changed to
deactivate mode.
Description for ‘time-code flag
mode bit’ added.
Reliability information added.
Anomaly 2 resolved.
Details and workarounds for
reset anomaly provided.
Steve Parkes
30th April 2008 Issue 3.3 RD 3 changed.
Editorial corrections.
Correction to reset value of GAR
table entry.
Correction to support email
address.
Steve Parkes
11th July Issue 3.4 Data after parity error anomaly
added.
Steve Parkes
Detailed timing information
added.
DC characteristics updated.
Gerald Kempf

Ref.: UoD_SpW-10X_
UserManual
Issue: 3.4
SpW-10X
SpaceWire Router
User Manual Date: 11th July 2008
Preliminary 4
CONTENTS
CONTENTS..............................................................................................................................................4
ILIST OF FIGURES .......................................................................................................................... 10
II LIST OF TABLES........................................................................................................................... 12
1. INTRODUCTION............................................................................................................................ 14
1.1 TERMS, ACRONYMS AND ABBREVIATIONS ........................................................................... 14
1.2 DOCUMENTS .............................................................................................................................. 15
2. USER APPLICATIONS ................................................................................................................. 16
2.1 STAND-ALONE ROUTER ........................................................................................................... 16
2.2 NODE INTERFACE ..................................................................................................................... 17
2.3 EMBEDDED ROUTER.................................................................................................................17
2.4 EXPANDING THE NUMBER OF ROUTER PORTS ................................................................... 18
3. FUNCTIONAL OVERVIEW ........................................................................................................... 21
3.1 SPACEWIRE PORTS .................................................................................................................. 22
3.2 EXTERNAL PORTS..................................................................................................................... 22
3.3 CONFIGURATION PORT ............................................................................................................ 23
3.4 ROUTING TABLE ........................................................................................................................ 23
3.5 ROUTING CONTROL LOGIC AND CROSSBAR........................................................................ 23
3.6 TIME-CODE PROCESSING ........................................................................................................ 24
3.7 CONTROL/STATUS REGISTERS .............................................................................................. 24
4. PIN LOCATIONS........................................................................................................................... 25
5. DEVICE INTERFACE.................................................................................................................... 31
5.1 GLOBAL SIGNALS ...................................................................................................................... 31
5.2 SPACEWIRE SIGNALS ...............................................................................................................32
5.2.1 SpW-10X SpaceWire Signals ................................................................................................... 32
5.2.2 SpaceWire Input Fail Safe Resistors ........................................................................................ 35
5.2.3 Operation with 5V Powered LVDS Devices .............................................................................. 37

Ref.: UoD_SpW-10X_
UserManual
Issue: 3.4
SpW-10X
SpaceWire Router
User Manual Date: 11th July 2008
Preliminary 5
5.3 EXTERNAL PORT DATA SIGNALS............................................................................................ 37
5.4 TIME-CODE SIGNALS ................................................................................................................ 39
5.5 STATUS INTERFACE SIGNALS................................................................................................. 41
5.6 RESET CONFIGURATION SIGNALS ......................................................................................... 42
5.7 POWER, GROUND, PLL AND LVDS SIGNALS ......................................................................... 45
5.7.1 General...................................................................................................................................... 45
5.7.2 Decoupling ................................................................................................................................ 45
5.7.3 LVDS Reference ....................................................................................................................... 45
5.7.4 PLL External Components ........................................................................................................ 45
6. INTERFACE OPERATIONS.......................................................................................................... 47
6.1 EXTERNAL PORT INTERFACE OPERATION ........................................................................... 47
6.2 TIME-CODE INTERFACE OPERATION ..................................................................................... 48
6.3 STATUS INTERFACE OPERATION ........................................................................................... 49
6.4 RESET CONFIGURATION INTERFACE OPERATION .............................................................. 51
7. SPACEWIRE ROUTER PACKET TYPES .................................................................................... 52
7.1 PACKET ADDRESSES................................................................................................................52
7.2 PACKET PRIORITY..................................................................................................................... 53
7.3 PACKET HEADER DELETION.................................................................................................... 53
7.4 INVALID ADDRESSES ................................................................................................................ 54
7.5 DATA PACKETS.......................................................................................................................... 55
7.6 COMMAND PACKETS ................................................................................................................ 55
7.6.1 Supported Commands ..............................................................................................................55
7.6.2 Read Command ........................................................................................................................ 56
7.6.3 Read Incrementing Command .................................................................................................. 60
7.6.4 Read Modify Write Command................................................................................................... 65
7.6.5 Write Command ........................................................................................................................ 70
7.6.6 Command Error Response ....................................................................................................... 74
7.6.7 Command Packet Cyclic Redundancy Check .......................................................................... 76
7.6.8 Local Source Path Address ...................................................................................................... 76
7.6.9 Source Path Address Field .......................................................................................................77
7.6.10 Command Packet Fill Bytes .................................................................................................... 78
8. CONTROL LOGIC AND OPERATIONAL MODES....................................................................... 79
8.1 SPACEWIRE LINK CONTROL.................................................................................................... 79
8.1.1 Default operating mode............................................................................................................. 79

Ref.: UoD_SpW-10X_
UserManual
Issue: 3.4
SpW-10X
SpaceWire Router
User Manual Date: 11th July 2008
Preliminary 6
8.1.2 Auto-Start .................................................................................................................................. 79
8.1.3 Link-Start................................................................................................................................... 79
8.1.4 Link-Disable .............................................................................................................................. 80
8.1.5 Automatic deactivate driver mode............................................................................................. 80
8.1.6 Setting the SpaceWire port transmit data rate.......................................................................... 82
8.2 GLOBAL SPACEWIRE LINK CONTROL .................................................................................... 84
8.2.1 Start on request mode............................................................................................................... 85
8.2.2 Disable on Silence mode .......................................................................................................... 85
8.3 CONTROL LOGIC AND ROUTING ............................................................................................. 86
8.3.1 Packet address error................................................................................................................. 86
8.3.2 Arbitration.................................................................................................................................. 86
8.3.2.1 Arbitration of packets with matching priority (1) ..................................................................... 87
8.3.2.2 Arbitration of packets with matching priority (2) ..................................................................... 88
8.3.2.3 Arbitration of packets with different priority (1) ...................................................................... 89
8.3.2.4 Arbitration of packets with different priority (2) ...................................................................... 90
8.3.3 Group Adaptive Routing............................................................................................................ 92
8.3.3.1 Normal Group adaptive routing.............................................................................................. 92
8.3.3.2 Group adaptive routing when busy ........................................................................................ 92
8.3.3.3 Group adaptive routing when ports not ready........................................................................ 93
8.3.4 Loop-back with Self-Addressing ............................................................................................... 93
8.3.5 Packet Blocking......................................................................................................................... 95
8.3.5.1 Blocked destination ................................................................................................................ 95
8.3.5.2 Stalled source ........................................................................................................................ 98
8.3.5.3 Waiting for an output port..................................................................................................... 101
9. REGISTER DEFINITIONS........................................................................................................... 103
9.1 INTERNAL MEMORY MAP ....................................................................................................... 103
9.2 REGISTER ADDRESSES SUMMARY ...................................................................................... 104
9.3 GROUP ADAPTIVE ROUTING TABLE REGISTERS ............................................................... 105
9.4 PORT CONTROL/STATUS REGISTERS ................................................................................. 108
9.4.1 Generic port control/status register fields. .............................................................................. 108
9.4.2 Configuration port control/status register fields. ..................................................................... 109
9.4.3 SpaceWire port control/status register bits. ............................................................................ 112
9.4.4 External port control/status register bits.................................................................................. 115
9.5 ROUTER CONTROL/STATUS REGISTERS ............................................................................ 115
9.5.1 Network Discovery Register.................................................................................................... 115
9.5.2 Router Identity Register .......................................................................................................... 116
9.5.3 Router Control Register .......................................................................................................... 117
9.5.4 Error active Register ............................................................................................................... 120

Ref.: UoD_SpW-10X_
UserManual
Issue: 3.4
SpW-10X
SpaceWire Router
User Manual Date: 11th July 2008
Preliminary 7
9.5.5 Time-Code Register ................................................................................................................ 121
9.5.6 Device Manufacturer and Chip ID Register ............................................................................ 122
9.5.7 General Purpose Register....................................................................................................... 123
9.5.8 Time-Code Enable Register.................................................................................................... 123
9.5.9 Transmit Clock Control Register ............................................................................................. 124
9.5.10 Destination Key Register....................................................................................................... 127
9.5.11 Unused Registers and Register Bits ..................................................................................... 127
9.5.12 Empty packets....................................................................................................................... 127
9.6 WRITING TO A READ-ONLY REGISTER................................................................................. 127
10. SWITCHING CHARACTERISTICS........................................................................................... 128
10.1 CLOCK AND RESET TIMING PARAMETERS........................................................................ 128
10.2 SERIAL SIGNALS TIMING PARAMETERS ............................................................................ 128
10.3 EXTERNAL PORT TIMING PARAMETERS............................................................................ 129
10.4 TIME-CODE INTERFACE TIMING PARAMETERS ................................................................ 130
10.5 ERROR/STATUS INTERFACE TIMING PARAMETERS........................................................ 131
10.6 LATENCY AND JITTER........................................................................................................... 133
10.6.1 Clock Periods ........................................................................................................................ 133
10.6.2 Switching Latency ................................................................................................................. 133
10.6.3 Router Latency...................................................................................................................... 133
10.6.4 Time-code Latency................................................................................................................ 134
10.6.5 Time-code Jitter .................................................................................................................... 135
10.6.6 200M bits/s Input and Output Bit Rate Example................................................................... 135
11. ELECTRICAL CHARACTERISTICS......................................................................................... 136
11.1 DC CHARACTERISTICS......................................................................................................... 136
11.2 ABSOLUTE MAXIMUM RATINGS .......................................................................................... 137
11.3 RELIABILITY INFORMATION.................................................................................................. 137
12. APPLICATION GUIDELINES.................................................................................................... 138
12.1 EXAMPLE CIRCUIT DIAGRAM............................................................................................... 138
12.2 PCB DESIGN AND LAYOUT GUIDELINES ............................................................................ 140
12.2.1 CLK ....................................................................................................................................... 140
12.2.2 RST_N................................................................................................................................... 140
12.2.3 Chip Test Signals .................................................................................................................. 140
12.2.4 Power and Decoupling.......................................................................................................... 140
12.2.5 Ground .................................................................................................................................. 140
12.2.6 SpaceWire............................................................................................................................. 140

Ref.: UoD_SpW-10X_
UserManual
Issue: 3.4
SpW-10X
SpaceWire Router
User Manual Date: 11th July 2008
Preliminary 8
12.2.7 External Ports........................................................................................................................ 141
12.2.8 Time-code Interface .............................................................................................................. 141
12.2.9 Status / Power On Configuration Interface ........................................................................... 141
12.2.10 PLL...................................................................................................................................... 142
13. ANOMALIES AND WARNINGS................................................................................................ 143
13.1 ANOMALIES ............................................................................................................................ 143
13.2 WARNINGS ............................................................................................................................. 143
13.3 RESET ANOMALY................................................................................................................... 145
13.3.1 Data Strobe Reset Waveform ............................................................................................... 145
13.3.2 Data Strobe Disable Waveform ............................................................................................ 147
13.3.3 Reset Anomaly Workarounds ............................................................................................... 147
13.4 PARITY ERROR ANOMALY.................................................................................................... 148
13.4.1 Parity Error Action ................................................................................................................. 148
13.4.2 Parity Error Anomaly ............................................................................................................. 148
13.4.3 Parity Error Workaround ....................................................................................................... 149
14. TECHNICAL SUPPORT............................................................................................................ 150
15. DOCUMENT CHANGES ........................................................................................................... 151
15.1 ISSUE 3.3 TO ISSUE 3.4......................................................................................................... 151
15.2 ISSUE 3.2 TO ISSUE 3.3......................................................................................................... 151
15.3 ISSUE 3.1 TO ISSUE 3.2......................................................................................................... 151
15.4 ISSUE 3.0 TO ISSUE 3.1......................................................................................................... 152
15.5 ISSUE 2.5 TO ISSUE 3.0......................................................................................................... 152
15.6 ISSUE 2.4 TO ISSUE 2.5......................................................................................................... 153
15.7 ISSUE 2.3 TO ISSUE 2.4......................................................................................................... 153
15.8 ISSUE 2.2 TO ISSUE 2.3......................................................................................................... 153
15.9 ISSUE 2.1 TO ISSUE 2.2......................................................................................................... 154
15.10 ISSUE 2.0 TO ISSUE 2.1....................................................................................................... 154
15.11 ISSUE 1.7 TO ISSUE 2.0....................................................................................................... 154
15.12 ISSUE 1.6 TO ISSUE 1.7....................................................................................................... 154
15.13 ISSUE 1.5 TO ISSUE 1.6....................................................................................................... 154
15.14 ISSUE 1.4 TO ISSUE 1.5....................................................................................................... 154
15.15 ISSUE 1.3 TO ISSUE 1.4....................................................................................................... 154

Ref.: UoD_SpW-10X_
UserManual
Issue: 3.4
SpW-10X
SpaceWire Router
User Manual Date: 11th July 2008
Preliminary 9
15.16 ISSUE 1.2 TO ISSUE 1.3....................................................................................................... 154
15.17 ISSUE 1.1 TO ISSUE 1.2....................................................................................................... 155
15.18 ISSUE 1.0 TO ISSUE 1.1....................................................................................................... 155

Ref.: UoD_SpW-10X_
UserManual
Issue: 3.4
SpW-10X
SpaceWire Router
User Manual Date: 11th July 2008
Preliminary 10
I LIST OF FIGURES
FIGURE 2-1 STAND-ALONE ROUTER...................................................................................................................... 16
FIGURE 2-2 NODE INTERFACE................................................................................................................................17
FIGURE 2-3 EMBEDDED ROUTER ........................................................................................................................... 18
FIGURE 2-4 EXPANDING THE NUMBER OF SPACEWIRE PORTS (1).......................................................................... 19
FIGURE 2-5 EXPANDING THE NUMBER OF SPACEWIRE PORTS (2).......................................................................... 20
FIGURE 3-1 SPACEWIRE ROUTER BLOCK DIAGRAM ............................................................................................... 22
FIGURE 5-1 LVDS RECEIVER FAIL-SAFE RESISTORS ............................................................................................ 35
FIGURE 5-2 CONFIGURATION INTERFACE TIMING SPECIFICATION .......................................................................... 42
FIGURE 5-3 PLL WITH EXTERNAL COMPONENTS.................................................................................................... 46
FIGURE 6-1 EXTERNAL PORT WRITE TIMING SPECIFICATION .................................................................................. 47
FIGURE 6-2 EXTERNAL PORT READ TIMING SPECIFICATION.................................................................................... 48
FIGURE 6-3 TIME-CODE INPUT INTERFACE............................................................................................................ 48
FIGURE 6-4 TIME-CODE OUTPUT INTERFACE ........................................................................................................ 49
FIGURE 6-5 TIME-CODE RESET INTERFACE............................................................................................................. 49
FIGURE 6-6 STATUS MULTIPLEXER OUTPUT INTERFACE........................................................................................ 49
FIGURE 6-7 RESET CONFIGURATION INTERFACE TIMING SPECIFICATION................................................................ 51
FIGURE 7-1 NORMAL ROUTER DATA PACKETS ....................................................................................................... 55
FIGURE 7-2 COMMAND PACKET FORMAT .............................................................................................................. 55
FIGURE 7-3 READ SINGLE ADDRESS COMMAND FORMAT ..................................................................................... 57
FIGURE 7-4 READ SINGLE ADDRESS REPLY PACKET FORMAT............................................................................... 59
FIGURE 7-5 READ INCREMENTING ADDRESS COMMAND FORMAT......................................................................... 62
FIGURE 7-6 READ INCREMENTING ADDRESS REPLY PACKET FORMAT.................................................................. 64
FIGURE 7-7 READ-MODIFY-WRITE COMMAND PACKET FORMAT ......................................................................... 66
FIGURE 7-8 READ-MODIFY-WRITE EXAMPLE OPERATION ..................................................................................... 68
FIGURE 7-9 READ-MODIFY-WRITE REPLY PACKET FORMAT ................................................................................ 69
FIGURE 7-10 WRITE SINGLE ADDRESS COMMAND PACKET................................................................................... 71
FIGURE 7-11 WRITE SINGLE ADDRESS REPLY PACKET ......................................................................................... 73
FIGURE 7-12 SOURCE PATH ADDRESS FIELD DECODING ........................................................................................ 78
FIGURE 7-13 SOURCE PATH ADDRESSES IN REPLY PACKET .................................................................................. 78
FIGURE 7-14 NORMAL CONFIGURATION PACKET HEADER STRUCTURE ................................................................ 78
FIGURE 7-15 FILL BYTES CONFIGURATION HEADER STRUCTURE.......................................................................... 78
FIGURE 8-1 DEACTIVATE DRIVER OPERATING MODE ............................................................................................. 81
FIGURE 8-2 DEACTIVATED LDVS DRIVER OUTPUT................................................................................................ 81
FIGURE 8-3 DEACTIVATED LDVS DRIVER OUTPUT CONNECTED TO EXTERNAL BIAS NETWORK ON LVDS INPUT.. 82
FIGURE 8-4 START ON REQUEST MODE.................................................................................................................. 85
FIGURE 8-5 DISABLE ON SILENCE MODE................................................................................................................ 86
FIGURE 8-6 ARBITRATION OF TWO PACKETS WITH MATCHING PRIORITY. .............................................................. 87
FIGURE 8-7 ARBITRATION OF THREE PACKETS WITH MATCHING PRIORITY ............................................................ 88

Ref.: UoD_SpW-10X_
UserManual
Issue: 3.4
SpW-10X
SpaceWire Router
User Manual Date: 11th July 2008
Preliminary 11
FIGURE 8-8 ARBITRATION OF TWO PACKETS WITH DIFFERENT PRIORITY (1).......................................................... 89
FIGURE 8-9 ARBITRATION OF TWO PACKETS WITH DIFFERENT PRIORITY (2).......................................................... 91
FIGURE 8-10 NORMAL GROUP ADAPTIVE ROUTING................................................................................................ 92
FIGURE 8-11 GROUP ADAPTIVE ROUTING WHEN OTHER PORTS BUSY..................................................................... 93
FIGURE 8-12 GROUP ADAPTIVE ROUTING WHEN PORTS NOT READY ...................................................................... 93
FIGURE 8-13 PACKET SELF-ADDRESSING MODE .................................................................................................... 94
FIGURE 8-14 DESTINATION NODE BLOCKED (A).................................................................................................... 96
FIGURE 8-15 DESTINATION NODE BLOCKED (B).................................................................................................... 96
FIGURE 8-16 DESTINATION NODE BLOCKED (C).................................................................................................... 97
FIGURE 8-17 DESTINATION NODE BLOCKED:WATCHDOG MODE (A).................................................................... 97
FIGURE 8-18 DESTINATION NODE BLOCKED:WATCHDOG MODE (B).................................................................... 97
FIGURE 8-19 DESTINATION NODE BLOCKED:WATCHDOG MODE (C).................................................................... 98
FIGURE 8-20 DESTINATION NODE BLOCKED:WATCHDOG MODE (D).................................................................... 98
FIGURE 8-21 SOURCE NODE STALLED (A) ............................................................................................................. 99
FIGURE 8-22 SOURCE NODE STALLED (B).............................................................................................................. 99
FIGURE 8-23 SOURCE NODE STALLED (C).............................................................................................................. 99
FIGURE 8-24 SOURCE NODE STALLED (D) ............................................................................................................. 99
FIGURE 8-25 SOURCE NODE STALLED:WATCHDOG MODE (A) ........................................................................... 100
FIGURE 8-26 SOURCE NODE STALLED:WATCHDOG MODE (B)............................................................................ 100
FIGURE 8-27 SOURCE NODE STALLED:WATCHDOG MODE (C)............................................................................ 100
FIGURE 8-28 SOURCE NODE STALLED:WATCHDOG MODE (D) ........................................................................... 100
FIGURE 9-1 ROUTER INTERNAL MEMORY MAP ................................................................................................... 103
FIGURE 9-2 GAR REGISTER FIELDS..................................................................................................................... 105
FIGURE 9-3 SPACEWIRE PORT CONTROL/STATUS REGISTER FIELDS................................................................... 112
FIGURE 9-4 NETWORK DISCOVERY REGISTER FIELDS ......................................................................................... 116
FIGURE 9-5 ROUTER CONTROL REGISTER FIELDS................................................................................................ 117
FIGURE 9-6 ERROR ACTIVE REGISTER FIELDS ..................................................................................................... 120
FIGURE 9-7 TIME-CODE REGISTER FIELDS .......................................................................................................... 121
FIGURE 9-8 DEVICE MANUFACTURER AND CHIP ID REGISTER FIELDS................................................................ 122
FIGURE 9-9 TIME-CODE ENABLE REGISTER FIELDS............................................................................................. 123
FIGURE 9-10 TRANSMIT CLOCK CONTROL REGISTER........................................................................................... 125
FIGURE 10-1 DS MINIMUM CONSECUTIVE EDGE SEPARATION.............................................................................. 128
FIGURE 10-2 EXTERNAL PORT INPUT FIFO TIMING PARAMETERS........................................................................ 129
FIGURE 10-3 EXTERNAL PORT OUTPUT FIFO TIMING PARAMETERS..................................................................... 129
FIGURE 10-4 TIME-CODE INPUT INTERFACE........................................................................................................ 130
FIGURE 10-5 TIME-CODE OUTPUT INTERFACE .................................................................................................... 131
FIGURE 10-6 TIME-CODE TIME_CTR_RST INTERFACE...................................................................................... 131
FIGURE 12-1 PLL LAYOUT RECOMMENDATIONS................................................................................................. 142
FIGURE 13-1 RESET WAVEFORM ......................................................................................................................... 146
FIGURE 13-2 RESET WAVEFORM WITH DATA AND STROBE BOTH HIGH.............................................................. 146
FIGURE 13-3 GLITCHES ON DATA OR STROBE DURING RESET ............................................................................. 146
FIGURE 13-4 SIMULTANEOUS TRANSITION OF DATA AND STROBE DURING RESET.............................................. 146

Ref.: UoD_SpW-10X_
UserManual
Issue: 3.4
SpW-10X
SpaceWire Router
User Manual Date: 11th July 2008
Preliminary 12
FIGURE 13-5 LINK DISCONNECT WAVEFORMS .................................................................................................... 147
FIGURE 13-6 DATA AFTER PARITY ERROR ANOMALY........................................................................................... 148
FIGURE 13-7 NO ERROR END OF PACKET INSERTED AFTER PARITY ERROR ........................................................... 149
II LIST OF TABLES
TABLE 1-1 APPLICABLE DOCUMENTS.................................................................................................................... 15
TABLE 1-2 REFERENCE DOCUMENTS..................................................................................................................... 15
TABLE 5-1 GLOBAL SIGNALS................................................................................................................................. 32
TABLE 5-2 DATA AND STROBE SPACEWIRE SIGNALS............................................................................................ 33
TABLE 5-3 EXTERNAL PORT INTERFACE SIGNALS................................................................................................. 37
TABLE 5-4 TIME-CODE SIGNALS ........................................................................................................................... 39
TABLE 5-5 LINK ERROR INDICATION SIGNALS ....................................................................................................... 41
TABLE 5-6 RESET CONFIGURATION SIGNALS......................................................................................................... 43
TABLE 5-7 POWER,GROUND AND SPECIAL SIGNALS............................................................................................. 45
TABLE 6-1 MULTIPLEXED STATUS PINS BIT ASSIGNMENT .................................................................................... 50
TABLE 7-1 PACKET ADDRESS MAPPING ................................................................................................................ 52
TABLE 7-2 PACKET PRIORITY MAPPING ................................................................................................................ 53
TABLE 7-3 PACKET HEADER DELETION MAPPING................................................................................................. 54
TABLE 7-4 SUPPORTED RMAP COMMAND CODES ................................................................................................ 56
TABLE 7-5 READ SINGLE ADDRESS CHARACTERISTICS ......................................................................................... 57
TABLE 7-6 READ SINGLE ADDRESS COMMAND PACKET FIELDS ........................................................................... 58
TABLE 7-7 READ SINGLE ADDRESS REPLY PACKET FIELDS .................................................................................. 59
TABLE 7-8 READ INCREMENTING ADDRESS CHARACTERISTICS ............................................................................ 61
TABLE 7-9 READ INCREMENTING ADDRESS COMMAND PACKET FIELDS............................................................... 62
TABLE 7-10 READ INCREMENTING ADDRESS REPLY PACKET FIELDS.................................................................... 64
TABLE 7-11 READ-MODIFY-WRITE COMMAND CHARACTERISTICS ...................................................................... 65
TABLE 7-12 READ-MODIFY-WRITE COMMAND PACKET FIELDS ........................................................................... 67
TABLE 7-13 READ-MODIFY-WRITE REPLY PACKET FIELDS.................................................................................. 69
TABLE 7-14 WRITE COMMAND CHARACTERISTICS ............................................................................................... 70
TABLE 7-15 WRITE SINGLE ADDRESS COMMAND PACKET FIELDS........................................................................ 71
TABLE 7-16 WRITE SINGLE ADDRESS REPLY PACKET FIELDS............................................................................... 73
TABLE 7-17 CONFIGURATION PORT ERRORS SUMMARY........................................................................................ 74
TABLE 7-18 SOURCE PATH ADDRESS REFERENCE TABLE ..................................................................................... 77
TABLE 8-1 SETTING SPACEWIRE TRANSMIT DATA RATE...................................................................................... 83
TABLE 9-1 TYPES OF REGISTER WITHIN CONFIGURATION PORT .......................................................................... 104
TABLE 9-2 CONFIGURATION REGISTER ADDRESSES ............................................................................................ 105
TABLE 9-3 GAR TABLE REGISTER DESCRIPTION ................................................................................................ 107
TABLE 9-4 CONFIGURATION PORT CONTROL/STATUS REGISTER FIELDS ............................................................ 108
TABLE 9-5 CONFIGURATION PORT CONTROL/STATUS REGISTER FIELDS ............................................................ 110

Ref.: UoD_SpW-10X_
UserManual
Issue: 3.4
SpW-10X
SpaceWire Router
User Manual Date: 11th July 2008
Preliminary 13
TABLE 9-6 SPACEWIRE PORT CONTROL/STATUS REGISTER FIELDS.................................................................... 113
TABLE 9-7 EXTERNAL PORT CONTROL/STATUS FIELDS ...................................................................................... 115
TABLE 9-8 NETWORK DISCOVERY REGISTER FIELDS .......................................................................................... 116
TABLE 9-9 ROUTER IDENTITY REGISTER FIELD................................................................................................... 117
TABLE 9-10 ROUTER CONTROL REGISTER FIELDS............................................................................................... 118
TABLE 9-11 ERROR ACTIVE REGISTER FIELDS .................................................................................................... 121
TABLE 9-12 TIME-CODE REGISTER FIELDS.......................................................................................................... 122
TABLE 9-13 DEVICE MANUFACTURER AND CHIP ID REGISTER FIELDS ............................................................... 122
TABLE 9-14 TIME-CODE ENABLE REGISTER FIELDS............................................................................................ 124
TABLE 9-15 TRANSMIT CLOCK CONTROL REGISTER BITS................................................................................... 126
TABLE 9-16 DESTINATION KEY REGISTER........................................................................................................... 127
TABLE 10-1 CLOCK AND RESET TIMING PARAMETERS ......................................................................................... 128
TABLE 10-2 SERIAL SIGNAL TIMING PARAMETERS............................................................................................... 129
TABLE 10-3 EXTERNAL PORT TIMING PARAMETERS............................................................................................. 130
TABLE 10-4 TIME-CODE INTERFACE TIMING PARAMETERS .................................................................................. 131
TABLE 10-5 STATUS MULTIPLEXER TIMING PARAMETERS................................................................................... 132
TABLE 10-6 SPACEWIRE ROUTER LATENCY AND JITTER MEASUREMENTS (BIT RATE =200MBITS/S................. 135
TABLE 11-1 OPERATING CONDITIONS.................................................................................................................. 136
TABLE 11-2 ABSOLUTE MAXIMUM RATINGS....................................................................................................... 137
TABLE 11-3 RELIABILTY INFORMATION .............................................................................................................. 137

Ref.: UoD_SpW-10X_
UserManual
Issue: 3.4
SpW-10X
SpaceWire Router
User Manual Date: 11th July 2008
Preliminary 14
1. INTRODUCTION
This document is a technical reference for the implementation and operation of the SpW-10X
SpaceWire Router device (Atmel part number AT7910E).
Note: Detailed timing information for the ASIC implementation will be available in 1Q08.
1.1 TERMS, ACRONYMS AND ABBREVIATIONS
3V3 3.3 volt interface levels.
AAe Austrian Aerospace GmbH
ACK Acknowledge
AD Applicable Document
CLK Clock (Input clock to the SpaceWire router)
CRC Cyclic Redundancy Check
DC Direct Current
ECSS European Cooperation for Space Standarization
EEP Error end of packet, used to denote an error occurred during packet transfer
EOP End of packet used to denote a normal end of packet in SpaceWire
FIFO First in - First out buffer used to transfer data between logic
FPGA Field Programmable Gate Array
GND Ground
LVDS Low voltage differential signalling
NACK Negative acknowledge (error acknowledge)
PLL Phase Locked Loop
RD Read
RMAP Remote Memory Access Protocol
RST Asynchronous reset to the SpaceWire router
SpW SpaceWire
TBA To be advised
TBC To be confirmed
UoD University of Dundee

Ref.: UoD_SpW-10X_
UserManual
Issue: 3.4
SpW-10X
SpaceWire Router
User Manual Date: 11th July 2008
Preliminary 15
VCO Voltage Controlled Oscillator
VDD Drain Voltage (power pin of SpW-10X device)
VSS Source Voltage (ground pin of SpW-10X device)
WR Write
1.2 DOCUMENTS
In this section the documents referenced in this document are listed.
Table 1-1 Applicable Documents
REF Document Number Document Title
AD1 ECSS-E5O-12A SpaceWire - links, nodes, routers and networks.
AD2 ECSS-E50-11A SpaceWire Remote Memory Access Protocol
AD3 TBD SpW_10X Standard Microcircuit Drawing
Table 1-2 Reference Documents
REF Document Number Document Title
RD1 LVDS Owner’s Manual, National Semiconductor.
Downloadable from:
http://www.national.com/appinfo/lvds/files/National_
LVDS_Owners_Manual_4th_Edition_2008.pdf
RD2 AN-1194 Application Note AN-1194, Failsafe Biasing of
LVDS Interfaces,
Downloadable from:
http://www.national.com/an/AN/AN-
1194.pdf#page=1
RD3 MH1RT Rad Hard 1.6M Used Gates 0.35 Micron
CMOS Sea of Gates / Embedded Gates ASIC
families.
Downloadable from:
http://www.atmel.com/dyn/resources/prod_documen
ts/doc4110.pdf

Ref.: UoD_SpW-10X_
UserManual
Issue: 3.4
SpW-10X
SpaceWire Router
User Manual Date: 11th July 2008
Preliminary 16
2. USER APPLICATIONS
The SpW-10X SpaceWire router device may be used in several different ways as described in the
following sub-sections.
Note: SpW-10X is pronounced “SpaceWire Ten X”. This name derives from the abbreviation for
SpaceWire (SpW), the fact that the router has eight SpaceWire ports and two external ports giving ten
ports in total, and the used of “X” to represent a cross-bar switch.
2.1 STAND-ALONE ROUTER
The SpaceWire Router may be used as a stand-alone router with up to eight SpaceWire links
connected to it. Configuration of the routing tables etc. may be done by sending SpaceWire packets
containing configuration commands to the router.
Instrument
1
Instrument
2
Instrument
3
Instrument
4
Memory
Unit
Processor
SpW‐10X
Router
SpaceWireLinks
Figure 2-1 Stand-Alone Router
In Figure 2-1 an example of use of the SpW-10X device as a stand-alone router is illustrated. There
are four instruments connected to the SpW-10X device along with a memory unit and processor. The
processor can communicate with all the instruments and memory unit to control them and is also able
to configure the SpW-10X device. The instruments can send data to the memory unit for storage or to
the processor for immediate processing. The processor can also read data from the memory for later
processing, writing the processed data back into memory. A pair of SpW-10X devices can be used to
provide a redundant configuration.

Ref.: UoD_SpW-10X_
UserManual
Issue: 3.4
SpW-10X
SpaceWire Router
User Manual Date: 11th July 2008
Preliminary 17
2.2 NODE INTERFACE
The SpaceWire Router has two external ports which enable the device to be used as a node interface.
The equipment to be connected to the SpaceWire network is attached to one or both external ports.
One or more SpaceWire ports are used to provide the connection into the SpaceWire network.
Unused SpaceWire ports may be disabled and their outputs deactivated to save power. In this
arrangement configuration of the routing tables and other parameters may be done by sending
configuration packets from the local host via an external port or from a remote network manager via a
SpaceWire port.
UserFPGA
or
Processor
SpW‐10X
Router
Active
SpaceWire
Links
Disabled
SpaceWire
Links
SpaceWireNode
Figure 2-2 Node Interface
In Figure 2-2 a SpW-10X router is used as an interface to a user FPGA or processor, which may be
part of a SpaceWire enabled instrument, control processor or other sub-system. The interface to the
user FPGA or processor is via the external FIFO ports of the SpW-10X router. Only three SpaceWire
links are needed for this SpaceWire node so the other five links are disabled to save power.
2.3 EMBEDDED ROUTER
The SpaceWire Router device can also be used to provide a node with an embedded router. In this
case the external ports are used to provide the local connections to the node and the SpaceWire ports
are used to make connections to other ports in the network. The difference between this configuration
and that of section 2.2 is just a conceptual one with the Node interface configuration normally using
fewer SpaceWire ports than the Embedded Router configuration.

Ref.: UoD_SpW-10X_
UserManual
Issue: 3.4
SpW-10X
SpaceWire Router
User Manual Date: 11th July 2008
Preliminary 18
Instrument
1
Instrument
2
Instrument
3
Instrument
4
Memory
Unit
Processor
SpW‐10X
Router
Instrument
5
Instrument
6
SpaceWireNodewithEmbeddedRouter
SpaceWireLinks
Figure 2-3 Embedded Router
In Figure 2-3 a SpaceWire system similar to that shown in Figure 2-1 is shown with the SpW-10X
router embedded in a SpaceWire node along with a processor. The processor interfaces can interface
to the SpW-10X router using the external FIFO ports saving some SpaceWire ports for connecting to
additional instruments. For redundancy a pair of the SpaceWire nodes with embedded routers may be
used.
2.4 EXPANDING THE NUMBER OF ROUTER PORTS
If a routing switch with a larger number of SpaceWire (or external) ports is required then this can be
accomplished by joining together two or more routers using some of the SpaceWire links. For example
using two SpaceWire links to join together two router devices would create an effective router with
twelve SpaceWire ports and four external ports. Note, however, that an extra path addressing byte is
needed to route packets between the two routers and that there is additional routing delay.

Ref.: UoD_SpW-10X_
UserManual
Issue: 3.4
SpW-10X
SpaceWire Router
User Manual Date: 11th July 2008
Preliminary 19
SpW‐10X
Router
SpW‐10X
Router
SpaceWire
Ports
Figure 2-4 Expanding the number of SpaceWire Ports (1)
Figure 2-4 shows a pair of SpW-10X routers connected together using the external FIFO ports to
provide a 16 port router. A small amount of external logic is required to connect the external FIFO
ports in this way. Note that the bandwidth between the two SpW-10X devices is limited by the two
external FIFO ports used to interconnect them. Each FIFO port can handle one SpaceWire packet at a
time in each direction.
SpW‐10X
Router
SpW‐10X
Router
SpaceWire
Ports
UserFPGA
or
Processor

Ref.: UoD_SpW-10X_
UserManual
Issue: 3.4
SpW-10X
SpaceWire Router
User Manual Date: 11th July 2008
Preliminary 20
Figure 2-5 Expanding the number of SpaceWire Ports (2)
Figure 2-5 shows two SpW-10X router devices interconnected using two of the SpaceWire ports on
each router. This leaves twelve SpaceWire ports for connection to other SpaceWire nodes. The
External FIFO ports of each router are used to connect to user logic in an FPGA or to a processing
device.