C-Media CM6533 User manual

CM6533,CM6533N,CM6533X1,CM6533DH
USB Audio Chip
Page 1/ 60 www.cmedia.com.tw
Rev.1.7 Copyright© C-Media Electronics Inc.
Control Bus
32KB SRAM
ROM(4KB)
MCU with
256KB Flash
AGC
DAC
Microphone In
Speaker/
Heaphone
SPDIF Out
GPIO x 12
PWM LED X 3
Uart, I2C, SPI
USB
Interface 5-Band EQ
Analog Gain
-44 ~ 0dB (1dB/step)
Analog Gain
-18 ~ 45dB
(1dB/step)
Analog Gain
-15 ~ 32dB
(1dB/step)
5-Band EQ
ADC
Analog Gain
-30 ~ 33dB
(1dB/step)
Mux
Digital Gain
-62 ~ 0dB
(1dB/step)
Digital Gain
-16 ~ 12dB
(1dB/step)
Internal Clock
+12dB
DESCRIPTION
The CM6533/CM6533N/CM6533X1/CM6533DH is a
USB 2.0 audio chip built-in 8051 for flexible
applications. With integrated Tri-Colors PWM LED
driver and two (2)-channel ADC/DAC and S/PDIF
interface that makes it suitable for headset,
docking, speaker and microphone applications.
The internal 8051 can also be developed to a lot of
different applications, such as Microsoft™ Lync /
Skype/VoIP device, Android Phone or Tablet/Slate
docking device. The CM6533 /CM6533N /CM6533X1
/CM6533DH is compatible with USB Audio Class 1.0
and USB 2.0 Full-Speed, thus it can plug & play
without any additional software installation on
major operating systems. The internal DAC and
ADC support from 8 ~ 96 KHz sampling rate and
16/24 bits resolution.
The CM6533/CM6533N/CM6533X1/CM6533DH
integrates equalizer on both playback and
recording paths to compensate the frequency
response of microphone and headphone.
The CM6533/CM6533N/CM6533X1/CM6533DH also
integrates 256K Byte flash (Including 32KB F/W
programming size) and crystal but requires few
passive components to make a finish product.
Thus, it can save the total BOM cost and PCB area
can be smaller.
FEATURES
USB 2.0 Full-Speed compliant
USB Audio Class 1.0 compliant
USB Human Interface Device (HID) Class 1.11 compliant
Two (2)-channel DAC for audio output interface
Two (2)-channel ADC for audio input interface
Supports Digital Microphone interface
Built-in S/PDIF transmitter
Built-in Equalizer on both playback and recording paths
Built-in AGC (Auto Gain Control) on recording path
Supports dual tone generator
Supports USB suspend/resume/reset functions
Supports control, interrupt, bulk, and isochronous data
transfers
Embedded 1T 8051 with 32K Byte SRAM and 256K Byte
flash(Including 32KB F/W programming size)
Supports OMTP and CTIA auto switch on a 4-pole jack
Integrated Tri-Colors PWM LED driver
Master/Slave H/W I2C/SPI/UART control interface for
external audio devices or FLASH access
Supports embedded oscillator without external crystal
Built-in 30mW @ R=32headphone amplifier
On chip watchdog timer
BLOCK DIAGRAM

CM6533,CM6533N,CM6533X1,CM6533DH
USB Audio Chip
Page 2/ 60 www.cmedia.com.tw
Rev.1.7 Copyright© C-Media Electronics Inc.
Release Notes
Revision
Date
Description
1.0
2014/07/08
First release.
1.1
2014/08/05
Modify F/W volume setting table(CH2.6).
1.2
2014/09/18
1. Modify Pin descriptions.
2. Modify Pin out diagram.
1.3
2014/09/19
1. Modify MIC_SWOUT to AO pin.
2. Modify power consumption for 12MHz MCU Clock.
3. Modify Reset diagram of CH6.13.
4. Separate CM6533/CM6533X1/CM6533DH Pin out diagram.
5. Modify flash description: 256K Byte flash(Including 32KB F/W programming
size).
1.4
2015/3/30
1. Remove Microphone input impedance chart.
2. Add Xear and Dolby software function descriptions.(CH7,CH8)
3. Modify Operating ambient temperature to -15~70 oC.
4. Modify CH5.1 CH5.2 USB Topology chart.
5. Modify Block Diagram (Page1).
6. Add Cap-less cross talk performance.
7. Add CM6533N QFN Package.
1.5
2015/08/07
1. Modify CH6.7 Digital microphone descriptions.
1.6
2015/10/29
1. Modify I2C Using Example.
2. Modify SPI Using Example.
3. Modify TEST pin description.
1.7
2018/08/27
1. Modify UART TX/RX pin description
2. Correct I2C timing diagram.

CM6533,CM6533N,CM6533X1,CM6533DH
USB Audio Chip
Page 3/ 60 www.cmedia.com.tw
Rev.1.7 Copyright© C-Media Electronics Inc.
TABLE OF CONTENTS
Release Notes.................................................................................................. 2
TABLE OF CONTENTS........................................................................................... 3
1Description and Overview ............................................................................... 6
2Features.................................................................................................... 6
2.1 USB Compliance................................................................................ 6
2.2 Integrated 8051 Microprocessor ............................................................. 6
2.3 Control Interface .............................................................................. 6
2.4 General.......................................................................................... 6
2.5 Audio I/O........................................................................................ 7
2.6 General Firmware Volume Setting Value ................................................... 8
2.7 CM6533/CM6533N/CM6533X1/CM6533DH Compared Table.............................. 8
3Applications ............................................................................................... 9
4Pin Assignment ...........................................................................................10
4.1 CM6533 Pin-out Diagram (LQFP48) .........................................................10
4.2 CM6533N Pin-out Diagram (QFN48) ........................................................11
4.3 CM6533X1 Pin-out Diagram (LQFP48) ......................................................12
4.4 CM6533DH Pin-out Diagram (LQFP48)......................................................13
4.5 Pin Description ................................................................................14
4.6 Pin Circuit Diagrams..........................................................................17
5USB Audio Topology......................................................................................18
5.1 CM6533N/CM6533 Headset Topology.......................................................18
5.2 CM6533X1/CM6533DH Headset Topology ..................................................19
6Function Description ....................................................................................20
6.1 Playback Equalizer ...........................................................................20
6.1.1 5-band equalizer ........................................................................20
6.1.2 Four (4) Preset EQ Mode................................................................22
6.2 Recording Equalizer ..........................................................................23
6.3 Recording AGC.................................................................................23
6.4 HID Function...................................................................................25
6.4.1 HID Interrupt in..........................................................................25
6.4.2 HID get_input_report ...................................................................26
6.4.3 HID set_output_report..................................................................27
6.5 Vendor Command Definition ................................................................28
6.5.1 Vendor Command Read .................................................................28
6.5.2 Vendor Command Write ................................................................28
6.5.3 USB Vendor Requests....................................................................28
6.5.4 Simple Process of Firmware Update ..................................................29

CM6533,CM6533N,CM6533X1,CM6533DH
USB Audio Chip
Page 4/ 60 www.cmedia.com.tw
Rev.1.7 Copyright© C-Media Electronics Inc.
6.6 SPDIF Control Description ...................................................................29
6.6.1 SPDIF Frame Description ...............................................................29
6.6.2 SPDIF Out Channel Status ..............................................................31
6.7 Digital Microphone............................................................................32
6.8 I2C Interface...................................................................................33
6.8.1 I2C Master Mode .........................................................................33
6.8.2 I2C-Master Read with clk_sync mode.................................................34
6.8.3 I2C Master Device Address and Control Register....................................34
6.8.4 I2C Master Memory Address Pointer (MAP) Register ................................34
6.8.5 I2C Master Memory Address Pointer (MAP2) Register...............................34
6.8.6 I2C Master Data Register ...............................................................35
6.8.7 I2C Master Control and Status Register 0 ............................................35
6.8.8 I2C Master Control and Status Register 1 ............................................35
6.8.9 I2C Master Download Control and Status Register..................................36
6.8.10 I2C Master Clock Period Setting Register ............................................37
6.8.11 I2C Slave Mode...........................................................................38
6.8.12 I2C Slave Data Register .................................................................38
6.8.13 I2C Slave Status Register ...............................................................38
6.8.14 I2C Slave Memory Address Pointer(MAP) Register...................................39
6.8.15 I2C Slave Status Register ...............................................................39
6.9 SPI Interface...................................................................................41
6.9.1 SPI Registers Descriptions ..............................................................41
6.9.2 SPI Control Register 0...................................................................41
6.9.3 SPI Control Register 1...................................................................42
6.9.4 SPI Interrupt .............................................................................42
6.9.5 SPI Control Register 3...................................................................43
6.10 GPIO ............................................................................................44
6.10.1 GPO Data Register.......................................................................44
6.10.2 GPI Data Register........................................................................44
6.10.3 GPIO Direction Control Register.......................................................44
6.10.4 GPIO Interrupt Enable Mask Register .................................................44
6.10.5 GPIO Debouncing Register .............................................................44
6.10.6 GPI Remote Choose .....................................................................45
6.10.7 GPIO Pull-up/Down .....................................................................45
6.11 Arbitrary Sine-tone Generator ..............................................................47
6.12 Tri-Colored LED Control Setting ............................................................48
6.13 Reset............................................................................................49
6.13.1 Watchdog Reset Timer..................................................................49
7CM6533X1 Xear™ Sound Processing....................................................................50
7.1 Xear™ Surround Headphone .................................................................50

CM6533,CM6533N,CM6533X1,CM6533DH
USB Audio Chip
Page 5/ 60 www.cmedia.com.tw
Rev.1.7 Copyright© C-Media Electronics Inc.
7.2 Xear™ Software 10 Band Equalizer .........................................................50
7.3 Xear™ Audio Brilliant .........................................................................50
7.4 Xear™ Dynamic Bass ..........................................................................50
7.5 Xear™ Voice Clarity ...........................................................................50
7.6 Xear™ Smart Volume .........................................................................50
7.7 Xear™ Surround Max ..........................................................................50
7.8 Xear™ Magic Voice ............................................................................50
7.9 Xear™ Environmental Noise Cancellation .................................................51
8CM6533DH Dolby® and Xear™ Sound Processing ....................................................51
8.1 Dolby® Headphone v2........................................................................51
8.2 Dolby® Pro Logic IIx ..........................................................................51
8.3 Xear™ Environment Effect...................................................................51
8.4 Xear™ Software 10 Band Equalizer .........................................................51
8.5 Xear™ Magic Voice ............................................................................51
9Electrical Characteristics...............................................................................52
9.1 Absolute Maximum Ratings ..................................................................52
9.2 Recommended Operation Conditions ......................................................52
9.3 Power Consumption ..........................................................................52
9.4 DC Characteristics ............................................................................52
9.5 Analog Audio...................................................................................53
9.6 USB Transceiver ...............................................................................53
9.7 Microphone Bias...............................................................................53
10 Audio Performance.................................................................................54
10.1 DAC Audio Quality ............................................................................54
10.2 ADC Audio Quality ............................................................................55
10.3 Analog Monitoring / Sidetone (A-A ) Path Audio Quality ................................56
11 Package Dimension.................................................................................57
11.1 Package Dimension of CM6533/6533X1/6533DH .........................................58
11.2 Package Dimension of CM6533N ............................................................59

CM6533,CM6533N,CM6533X1,CM6533DH
USB Audio Chip
Page 6/ 60 www.cmedia.com.tw
Rev.1.7 Copyright© C-Media Electronics Inc.
1Description and Overview
The CM6533/CM6533N/CM6533X1/CM6533DH is a USB 2.0 audio chip built-in 8051 for flexible applications. With
integrated Tri-Colors PWM LED driver and two (2)-channel ADC/DAC and S/PDIF interface makes it suitable for
headset, docking, speaker and microphone applications. The internal 8051 can also be developed to a lot of different
applications, such as Microsoft™Lync/Skype/VoIP device, Android Phone or Tablet/Slate docking device. The
CM6533/CM6533N/CM6533X1/CM6533DH is compatible with USB Audio Class 1.0 and USB 2.0 Full-Speed, thus it can
plug & play without any additional software installation on major operating systems. The internal DAC and ADC
support from 8 ~ 96 KHz sampling rate and 16/24 bits resolution. The hardware of CM6533, CM6533N, CM6533X1 and
CM6533DH are all the same and they only differ in firmware and software.
The CM6533/CM6533N/CM6533X1/CM6533DH integrates equalizer on both playback and recording paths to
compensate the frequency response of microphone and headphone.
The CM6533/CM6533N/CM6533X1/CM6533DH also integrates 256K Byte flash(Including 32KB F/W programming size)
and crystal but requires few passive components to make a finish product. Thus, it can save the total BOM cost and
PCB area can be smaller.
2Features
2.1 USB Compliance
USB 2.0 Full-Speed compliant
USB Audio Class 1.0 compliant
USB Human Interface Device (HID) Class 1.1 compliant
Supports USB suspend/resume/reset functions
Supports control, interrupt, bulk, and isochronous data transfers and overview
2.2 Integrated 8051 Microprocessor
Embedded 8051 micro-processor to handle the command/protocol transactions
Embedded 256K Byte SPI Flash(Including 32KB F/W programming size)
32K Byte RAM for firmware extension and plug-in
HID interrupts/buttons/functions can be implemented via firmware codes
Provides maximum hardware configured flexibility with firmware code upgrade
VID/PID/Product String can program by firmware
2.3 Control Interface
Master/Slave I2C control interface, bus speed supports 100 and 400kbit/s
One 4-wire SPI mater/slave interface, bus speed supports from 150k to 12Mbit/s
12 GPIO pins and firmware programmable
JTAG debug interface
GPIOs are configured as HID key and LED indicators
Tri-Colors PWM LED Driver
2.4 General
Crystal-less (embedded crystal function)

CM6533,CM6533N,CM6533X1,CM6533DH
USB Audio Chip
Page 7/ 60 www.cmedia.com.tw
Rev.1.7 Copyright© C-Media Electronics Inc.
Single 5V power supply (embedded 5V to 1.8V regulator for digital core, 5V to 3.3V regulator for digital IO, 5V to
3.6V regulator for analog codec)
3.3V digital I/O pads with 5V tolerance
Industrial standard LQFP-48 package (7x7mm)
2.5 Audio I/O
Playback Stream:
Speaker/Headphone
Sample Rates: 8K/11.025K/16K/22.05K/32K/44.1K/48K/88.2K/96KHz
Supports Bit Length: 16/24bits
Speaker Gain Range (Analog) is -44 ~ 0dB, 1dB/step
DAC Gain Range (Digital) is -62 ~ 0dB, 1dB/step
S/PDIF transmitter
Sample Rates: 44.1K/48K/88.2K/96KHz
Supports Bit Length: 16/24 bits
Recording Stream:
Microphone
Sample Rates: 8K/11.025K/16K/22.05K/32K/44.1K/48K/88.2k/96KHz
Supports Bit Length: 16/24 bits
Microphone gain range (Analog) is -18 ~ 45dB, 1dB/step
ADC gain range (Digital) is -16 ~ 12dB, 1dB/step
Stereo Mixer
Mix stereo playback stream and stereo microphone
Stereo Mixer gain range is -30 ~ 33dB, 1dB/step
A-A path Stream:
Microphone to playback A-A path
Mix mono microphone input to stereo playback both L/R channel
The Microphone A-A path gain range is -15 ~ 32dB, 1dB/step
**Note 1: A-A path means Analog to Analog Mixer path
**Note 2:
CM6533/CM6533N/CM6533X1/CM6533DH is a USB 2.0 Full Speed audio device. Since bandwidth limitation,
CM6533/CM6533N/CM6533X1/CM6533DH cannot support 96KHz/24bits for playback and capture streams
simultaneously. The possible combinations are shown below:
Playback
Capture
Audio Format
Stereo, 96KHz/24bits
Stereo, 48kHz/24bits or below
Mono, 96KHz/24bits or below
Stereo, 48kHz/24bits or below
96KHz/24bits
Mono, 96KHz/24bits or below

CM6533,CM6533N,CM6533X1,CM6533DH
USB Audio Chip
Page 8/ 60 www.cmedia.com.tw
Rev.1.7 Copyright© C-Media Electronics Inc.
2.6 General Firmware Volume Setting Value
The CM6533/CM6533N/CM6533X1/CM6533DH is a MCU base USB Audio Device; the default topology is different from
its hardware capability.
Please refer to chapter 5.1 and 5.2 for the CM6533/CM6533N/CM6533X1/CM6533DH default topology while below the
gain volume range.
Device
Minimum
Maximum
Default
dB/Step
Speaker
-45dB(Mute)
0dB
-10dB
1dB
Microphone in recording Volume
0dB
+30dB
+20dB
1dB
Microphone A-A path (playback)
-15dB(Mute)
+22dB
0dB
1dB
2.7 CM6533/CM6533N/CM6533X1/CM6533DH Compared Table
The pin out of CM6533, CM6533N, CM6533X1 and CM6533DH are all the same and they only differ in firmware,
software and package.
CM6533N
CM6533
CM6533X1
CM6533DH
Package
QFN48
LQFP48
LQFP48
LQFP48
Firmware
Optional Jack
Detection
Optional Jack
Detection
--
--
Software
Jack Detection
●
●
--
--
Xear™ Surround HP
--
--
●
--
Dolby® Headphone
--
--
●
For the detailed firmware and software information, please refer to its corresponding spec.
Software Functions:
CM6533X1 Xear™ Sound Processing
Xear™ Surround Headphone
Xear™ Software 10 Band Equalizer
Xear™ Audio Brilliant
Xear™ Dynamic Bass
Xear™ Voice Clarity
Xear™ Smart Volume
Xear™ Surround Max
Xear™ Magic Voice
Xear™ Environmental Noise Cancellation
CM6533DH Dolby® and Xear™Sound Processing
Dolby® Headphone v2
Dolby Pro Logic® IIx
Xear™ Environment Effect
Xear™ Software 10 Band Equalizer
Xear™ Magic Voice

CM6533,CM6533N,CM6533X1,CM6533DH
USB Audio Chip
Page 9/ 60 www.cmedia.com.tw
Rev.1.7 Copyright© C-Media Electronics Inc.
3Applications
USB Headset/Gaming Headset
Microsoft™Lync/Skype VoIP Headset
Notebook/Netbook Docking
Android Phone/Slate Docking
USB Speaker
USB Microphone

CM6533,CM6533N,CM6533X1,CM6533DH
USB Audio Chip
Page 10 / 60 www.cmedia.com.tw
Rev.1.7 Copyright© C-Media Electronics Inc.
4Pin Assignment
4.1 CM6533 Pin-out Diagram (LQFP48)
CM6533
1 2 3 4 5 6 7 8 9 10 11 12
13
14
15
16
17
18
19
20
21
22
23
24
48
47
46
45
42
43
44
39
40
41
37
38
36 2532333435 262728293031
LOCOM
LOUTR
MIC_SWOUT
VOLADJ
AGND
MBIASL
LOUTL
DVDD18
DVDD50
USB_DM
USB_DP
VSS
DVDD33
SPDIF_O
TEST
PDSW
GPIO_0
GPIO_1
I2C_SCLK
GPIO_2
I2C_SDAT
SPI_MISO
GPIO_6
GPIO_7
GPIO_3
GPIO_4
GPIO_5
GPIO_8
GPIO_10
GPIO_9
GPIO_11
MICL
MICR_RING2
SPI_MOSI
SPI_CS0
SPI_SCK
VSS
MBIASR_SLEEVE
AGND
AVDD36
AVDD50
AV42_DA
VAG
VSS
AV36_DAR
AGND_DAR
AGND_DAL
AV36_DAL

CM6533,CM6533N,CM6533X1,CM6533DH
USB Audio Chip
Page 11 / 60 www.cmedia.com.tw
Rev.1.7 Copyright© C-Media Electronics Inc.
4.2 CM6533N Pin-out Diagram (QFN48)
CM6533N
1 2 3 4 5 6 7 8 9 10 11 12
13
14
15
16
17
18
19
20
21
22
23
24
48
47
46
45
42
43
44
39
40
41
37
38
36 2532333435 262728293031
LOCOM
LOUTR
MIC_SWOUT
VOLADJ
AGND
MBIASL
LOUTL
DVDD18
DVDD50
USB_DM
USB_DP
VSS
DVDD33
SPDIF_O
TEST
PDSW
GPIO_0
GPIO_1
I2C_SCLK
GPIO_2
I2C_SDAT
SPI_MISO
GPIO_6
GPIO_7
GPIO_3
GPIO_4
GPIO_5
GPIO_8
GPIO_10
GPIO_9
GPIO_11
MICL
MICR_RING2
SPI_MOSI
SPI_CS0
SPI_SCK
VSS
MBIASR_SLEEVE
AGND
AVDD36
AVDD50
AV42_DA
VAG
VSS
AV36_DAR
AGND_DAR
AGND_DAL
AV36_DAL

CM6533,CM6533N,CM6533X1,CM6533DH
USB Audio Chip
Page 12 / 60 www.cmedia.com.tw
Rev.1.7 Copyright© C-Media Electronics Inc.
4.3 CM6533X1 Pin-out Diagram (LQFP48)
CM6533X1
1 2 3 4 5 6 7 8 9 10 11 12
13
14
15
16
17
18
19
20
21
22
23
24
48
47
46
45
42
43
44
39
40
41
37
38
36 2532333435 262728293031
LOCOM
LOUTR
MIC_SWOUT
VOLADJ
AGND
MBIASL
LOUTL
DVDD18
DVDD50
USB_DM
USB_DP
VSS
DVDD33
SPDIF_O
TEST
PDSW
GPIO_0
GPIO_1
I2C_SCLK
GPIO_2
I2C_SDAT
SPI_MISO
GPIO_6
GPIO_7
GPIO_3
GPIO_4
GPIO_5
GPIO_8
GPIO_10
GPIO_9
GPIO_11
MICL
MICR_RING2
SPI_MOSI
SPI_CS0
SPI_SCK
VSS
MBIASR_SLEEVE
AGND
AVDD36
AVDD50
AV42_DA
VAG
VSS
AV36_DAR
AGND_DAR
AGND_DAL
AV36_DAL

CM6533,CM6533N,CM6533X1,CM6533DH
USB Audio Chip
Page 13 / 60 www.cmedia.com.tw
Rev.1.7 Copyright© C-Media Electronics Inc.
4.4 CM6533DH Pin-out Diagram (LQFP48)
CM6533DH
1 2 3 4 5 6 7 8 9 10 11 12
13
14
15
16
17
18
19
20
21
22
23
24
48
47
46
45
42
43
44
39
40
41
37
38
36 2532333435 262728293031
LOCOM
LOUTR
MIC_SWOUT
VOLADJ
AGND
MBIASL
LOUTL
DVDD18
DVDD50
USB_DM
USB_DP
VSS
DVDD33
SPDIF_O
TEST
PDSW
GPIO_0
GPIO_1
I2C_SCLK
GPIO_2
I2C_SDAT
SPI_MISO
GPIO_6
GPIO_7
GPIO_3
GPIO_4
GPIO_5
GPIO_8
GPIO_10
GPIO_9
GPIO_11
MICL
MICR_RING2
SPI_MOSI
SPI_CS0
SPI_SCK
VSS
MBIASR_SLEEVE
AGND
AVDD36
AVDD50
AV42_DA
VAG
VSS
AV36_DAR
AGND_DAR
AGND_DAL
AV36_DAL

CM6533,CM6533N,CM6533X1,CM6533DH
USB Audio Chip
Page 14 / 60 www.cmedia.com.tw
Rev.1.7 Copyright© C-Media Electronics Inc.
4.5 Pin Description
Pin #
Symbol
I/O
Description
USB2.0 BUS Interface
7
USB_DP
AIO
USB 2.0 data positive (USB D+ signal).
8
USB_DM
AIO
USB 2.0 data negative (USB D- signal).
Power/Ground
9
DVDD33
AO
Regulator 3.3V output, drive capacity 10mA.
10
DVDD18
AO
Regulator 1.8V output, no current drive capacity.
11
DVDD50
PWR
5V digital power for 5/3.3/1.8V regulator.
22
AVDD36
AO
Analog 3.6V regulator for ADC, no current drive capacity.
23
AVDD50
PWR
5V analog power for 4.2/3.6V regulator.
24
AV42_DA
AO
Analog 4.2V regulator for Analog 3.6V regulator, no current drive capacity.
25
AV36_DAL
AO
Analog 3.6V regulator for DAC left channel, no current drive capacity.
31
AV36_DAR
AO
Analog 3.6V regulator for DAC right channel, no current drive capacity.
6
VSS
GND
Digital Ground.
12
VSS
GND
Digital Ground.
42
VSS
GND
Digital Ground.
13
AGND
GND
Analog Ground.
21
AGND
GND
Analog Ground.
27
AGND_DAL
GND
Analog Ground.
29
AGND_DAR
GND
Analog Ground.
Audio Interface
18
MIC_SWOUT
AO
Combo jack detect and auto switch, detect combo jack type and switch to
MICR_RING2 or MBIASR_SLEEVE.
15
MICL
AI
Microphone in left channel.
19
MICR_RING2
AI
Microphone in right channel or combo jack Ring2 pin input.
16
MBIASL
AO
Microphone bias (2.75V) for Left channel.
20
MBIASR_SLEEVE
AO
Microphone bias (2.75V) for Right channel or combo jack Sleeve pin input.
17
VAG
AO
Voltage reference cap filter.
26
LOUTL
AO
Line out left channel.
28
LOCOM
AO
Line out common reference for cap-less connection.
Suggested connections:
Cap-less: 10uF
None use: floating
30
LOUTR
AO
Line out right channel.
14
VOLADJ
AI
Analog control voltage input for playback volume control.
SAR ADC digital input range:
SARAD<5:0>
000000:Maxium------27.3mV
111111:Minium-------1.75V
(27.3mV/1step)
S/PDIF I/O
36
SPDIF_O
DO
S/PDIF transmitter
SPDIF_O is an output buffer with 8mA Tri-state.
GPIO
1
GPIO_0
DIO
General purpose input/output (default Volume Up button).
3.3V I/O, 5V tolerance, bidirectional buffer with 8mA driving current,
Default weak pull-up for input. (JTAG-TCK)
48
GPIO_1
DIO
General purpose input/output (default Volume Down button).
3.3V I/O, 5V tolerance, bidirectional buffer with 8mA driving current,
Default weak pull-up for input. (JTAG-TMS)
47
GPIO_2
DIO
General purpose input/output (default Play Mute button).
3.3V I/O, 5V tolerance, bidirectional buffer with 8mA driving current,
Default weak pull-up for input. (JTAG-TDI)

CM6533,CM6533N,CM6533X1,CM6533DH
USB Audio Chip
Page 15 / 60 www.cmedia.com.tw
Rev.1.7 Copyright© C-Media Electronics Inc.
39
GPIO_3
DIO
General purpose input/output (default Rec Mute button).
3.3V I/O, 5V tolerance, bidirectional buffer with 8mA driving current,
Default weak pull-up for input.
38
GPIO_4
DIO
Programmable 2 in 1 I/O interface. GPIO / PWM select by firmware.
General purpose input/output (default PWM LED Blue).
3.3V I/O, 5V tolerance, bidirectional buffer with 8mA driving current,
Default weak pull-up for input.
37
GPIO_5
DIO
Programmable 2 in 1 I/O interface. GPIO / PWM select by firmware.
General purpose input/output (default PWM LED Green).
3.3V I/O, 5V tolerance, bidirectional buffer with 8mA driving current,
Default weak pull-up for input.
41
GPIO_6
DIO
Programmable 2 in 1 I/O interface. GPIO / PWM select by firmware.
General purpose input/output (default PWM LED Red).
3.3V I/O, 5V tolerance, bidirectional buffer with 8mA driving current,
Default weak pull-up for input. (JTAG-TRST)
40
GPIO_7
DIO
General purpose input/output
(JTAG-TDO).
3.3V I/O, 5V tolerance,
bidirectional buffer with 8mA
driving current, Default EQ disable
and weak pull-up for input.
There are 4 kinds of preset EQ, GPIO7
and 8 are used to determine in which
mode. The combinations are shown
below.
GPIO[8:7]=0,0: Normal mode
GPIO[8:7]=0,1: Gaming mode
GPIO[8:7]=1,0: Communication mode
GPIO[8:7]=1,1: Movie mode
EQ function can enable via configuration
tool or firmware.
35
GPIO_8
DIO
General purpose input/output
3.3V I/O, 5V tolerance,
bidirectional buffer with 8mA
driving current, Default EQ disable
and weak pull-up for input.
34
GPIO_9
DIO
General purpose input/output (default Rec Clip Indicator).
3.3V I/O, 5V tolerance, bidirectional buffer with 8mA driving current,
Default weak pull-up for input.
33
GPIO_10
DIO
Programmable 3 in 1 I/O interface. GPIO / Digital MIC Clock (DMIC_CLK) /
UART_RX select by firmware.
GPIO (Default MIC Jack Detect):
3.3V I/O, 5V tolerance, bidirectional buffer with 8mA driving current,
Default weak pull-up for input.
32
GPIO_11
DIO
Programmable 3 in 1 I/O interface. GPIO / Digital MIC Data (DMIC_DAT) /
UART_TX select by firmware.
GPIO (Default Headphone Jack Detect):
3.3V I/O, 5V tolerance, bidirectional buffer with 8mA driving current,
Default weak pull-up for input.
4-Wire SPI Serial Bus
43
SPI_MISO
DIO
SPI data master in/slave out,
3.3V I/O, 5V tolerance, bidirectional buffer with 8mA driving current,
Default weak pull-down for input.
44
SPI_MOSI
DIO
SPI data master out/slave in,
3.3V I/O, 5V tolerance, bidirectional buffer with 8mA driving current,
Default weak pull-down for input.
45
SPI_CS0
DIO
SPI chip select,
3.3V I/O, 5V tolerance, bidirectional buffer with 8mA driving current,
Default weak pull-up for input.
46
SPI_SCK
DIO
SPI clock,
3.3V I/O, 5V tolerance, bidirectional buffer with 8mA driving current,
Default weak pull-down for input.
2-Wire Serial Bus (I2C)
5
I2C_SDAT
DIO
2-wire serial data,
3.3V I/O, 5V tolerant, bidirectional buffer with 8mA driving current,
Default weak pull-up for input.

CM6533,CM6533N,CM6533X1,CM6533DH
USB Audio Chip
Page 16 / 60 www.cmedia.com.tw
Rev.1.7 Copyright© C-Media Electronics Inc.
4
I2C_SCLK
DIO
2-wire serial clock,
3.3V I/O, 5V tolerant, bidirectional buffer with 8mA driving current,
Default weak pull-up for input.
Miscellaneous
2
PDSW
DO
Power Down Switch is an output buffer with 8mA Tri-state output.
Normal mode: 0
Suspend mode: 1
3
TEST
DI
The TEST pin is used for IC test, another one is in the situation when F/W
was crash or USB was not recognized, Set TEST pin to 3.3V before USB
connect can force MCU into boot loader mode and able to update F/W via
configuration tool, Default weak pull-down for input.
1: Boot loader mode
0: Normal operation
**Note1: GPIOs, I2C, SPI, SPDIF, MIC_SWOUT, MICL, MICR_RING2, MBIASL, MBIASR_SLEEVE, VAG, LOUTL, LOCOM,
LOUTR, VOLADJ, PDSW pins can be left floating if not in use.
**Note2: Suggest connect TEST pin to GND by default setting.

CM6533,CM6533N,CM6533X1,CM6533DH
USB Audio Chip
Page 17 / 60 www.cmedia.com.tw
Rev.1.7 Copyright© C-Media Electronics Inc.
4.6 Pin Circuit Diagrams
VAG, MIC_BAIS
AGND
VAG
VSS
Analog input pins LINE, MIC
ADC
AGND
Output pins LOUTL, LOUTR
AGND
LOUT_n
Output pins LOUTL, LOUTR
VREG
VDD
VSS

CM6533,CM6533N,CM6533X1,CM6533DH
USB Audio Chip
Page 18 / 60 www.cmedia.com.tw
Rev.1.7 Copyright© C-Media Electronics Inc.
5USB Audio Topology
5.1 CM6533N/CM6533 Headset Topology
Speaker
2CH Out
USB
Streaming
Interface #1
01
05 03
OT
IT
Mute Control
Volume Control
-45dB(Mute) ~ 0dB
Microphone
2CH In
02 04
OTIT USB Streaming
Interface #2
06
08 Mixer
07
Mute Control
Volume Control
0dB ~ 30dB
Mute Control
Volume Control
-15dB(Mute) ~ 22dB
USB Interfaces List
Interface Description
Endpoint
Interface 0
Audio Control Interface
Interface 1
Audio Stream Interface for Playback
0x01
Interface 2
Audio Stream Interface for Record
0x82
Interface 3
HID Interface
0x87(Interrupt In 16 bytes)
Audio Stream Interfaces’ Alternate Setting List
Interface 1
(Speaker)
Alt 1
2CH, 16Bits PCM
8K,11.025K,16K,22.05K,32K,44.1K,48K
Alt 2
2CH, 24Bits PCM
8K,11.025K,16K,22.05K,32K,44.1K,48K
Alt 3
2CH, 16Bits PCM
88.2K,96K
Alt 4
2CH, 24Bits PCM
88.2K,96K
Interface 2
(MIC In)
Alt 1
2CH, 16Bits PCM
8K,11.025K,16K,22.05K,32K,44.1K,48K
Alt 2
2CH, 24Bits PCM
8K,11.025K,16K,22.05K,32K,44.1K,48K
Alt 3
2CH, 16Bits PCM
88.2K,96K
Alt 4
2CH, 24Bits PCM
88.2K,96K

CM6533,CM6533N,CM6533X1,CM6533DH
USB Audio Chip
Page 19 / 60 www.cmedia.com.tw
Rev.1.7 Copyright© C-Media Electronics Inc.
5.2 CM6533X1/CM6533DH Headset Topology
Speaker
2CH Out
USB
Streaming
Interface #1
01
05 03
OT
IT
Mute Control
Volume Control
-45dB(Mute) ~ 0dB
Microphone
2CH In
02 04
OTIT USB Streaming
Interface #2
06
08 Mixer
07
Mute Control
Volume Control
0dB ~ 30dB
Mute Control
Volume Control
-15dB(Mute) ~ 22dB
USB Interfaces List
Interface Description
Endpoint
Interface 0
Audio Control Interface
Interface 1
Audio Stream Interface for Playback
0x01
Interface 2
Audio Stream Interface for Record
0x82
Interface 3
HID Interface
0x87 (Interrupt In 16 bytes)
Audio Stream Interfaces’ Alternate Setting List
Interface 1
(Speaker)
Alt 1
2CH, 16Bits PCM
8K,11.025K,16K,22.05K,32K,44.1K,48K
Alt 2
2CH, 24Bits PCM
8K,11.025K,16K,22.05K,32K,44.1K,48K
Alt 3
2CH, 16Bits PCM
88.2K,96K
Alt 4
2CH, 24Bits PCM
88.2K,96K
Alt 5
2CH, 16Bits AC3
44.1K,48K
Interface 2
(MIC In)
Alt 1
2CH, 16Bits PCM
8K,11.025K,16K,22.05K,32K,44.1K,48K
Alt 2
2CH, 24Bits PCM
8K,11.025K,16K,22.05K,32K,44.1K,48K
Alt 3
2CH, 16Bits PCM
88.2K,96K
Alt 4
2CH, 24Bits PCM
88.2K,96K

CM6533,CM6533N,CM6533X1,CM6533DH
USB Audio Chip
Page 20 / 60 www.cmedia.com.tw
Rev.1.7 Copyright© C-Media Electronics Inc.
6Function Description
6.1 Playback Equalizer
6.1.1 5-band equalizer
CM6533/CM6533N/CM6533X1/CM6533DH has integrated five (5)-band hardware digital equalizer (EQ) engine inside
the chips to fulfill various application usages. It provides up to four (4)-preset modes on client’s product design for
different user scenarios including default/music, movies, gaming and communication modes. Clients could also
change the gain parameters for each of the preset application EQ mode via embedded FLASH coding. Also, the EQ
engine could also be utilized for compensating and fine-tuning the headphone driver for Sound Pressure Level (SPL)
performance to a specific preference. In this case, clients could fully customize all EQ coefficients such as center
frequency, gain values, and bandwidth to one optimized frequency response curve and setting in terms of the
headphone driver and housing’s acoustics characteristics, also via embedded FLASH programming.
The EQ engine contains five (5) frequency bands (Fc) of digital filters to conduct transfer functions of the frequency
response over the audio band. It allows maximum +-12dB digital gain (Gain) for each band with 0.5dB adjustment per
step. Each filter will have its bandwidth (BW) factor between 0 and 1.0.
Fc: Center Frequency, F1~F5, 20<Fc<20K (Hz)
Gain: Digital Frequency Gain, -12dB <= Gain <=+12dB, 0.5dB/step
BW: Filter Bandwidth Factor, 0<BW<1
OPA Gain: Analog Gain Compensation setting for each equalizer mode
The EQ engine already provides four (4)-preset modes/settings based on the same preset F1~F5 center frequencies
and OPA gain:
F1 (Bass)= 100Hz
F2 = 350Hz
F3 = 1KHz
F4 = 3.5KHz
F5 (Treble) = 13KHz
Analog
Gain
Digital
Attenuation
Digital Equalizer
(5-Band Fc, Gain,
Bandwidth, OPA Gain)
Digital-Analog
-Converter
Analog
Gain
PCM
PCM
PCM
Analog
This manual suits for next models
3
Table of contents
Popular PCI Card manuals by other brands

ORiNG
ORiNG PCard-E 041L-D4 Series Quick installation guide

SMC Networks
SMC Networks 2512W-B FICHE user guide

StarTech.com
StarTech.com PEX1394A2DV user manual

Crystal Vision
Crystal Vision Vision System SYNNER-VF user manual

StarTech.com
StarTech.com PCI1394_2 instruction manual

Teli
Teli LE910C1-NA Design guide