
Page 4 Pentek Model 4283 Operating Manual
Page
Table of Contents
Rev.: G.1
2.7 Selecting Bus Arbiter Operation - Level 3....................................................................................... 20
Table 2-6: Bus Arbiter Jumpers Installed - Level 3 ...................................................................... 20
Figure 2-7: J7 Configured for Bus Arbiter Operation .................................................................. 20
Table 2-5: Bus Request Level Selection Jumpers ......................................................................... 20
2.8 SYSRST INPUT & OUTPUT Jumpers.............................................................................................. 21
Figure 2-7: SYSRST Jumpers............................................................................................................. 21
2.9 Driving VMEbus SYSCLK.................................................................................................................. 21
Figure 2-8: SYSCLK Jumper.............................................................................................................. 21
2.10 Selecting Internal ROM...................................................................................................................... 21
Figure 2-9: ROM Jumper - External Mode Selected .................................................................... 21
2.11 Factory Default Jumper Settings ...................................................................................................... 22
Figure 2-10: Factory Default Jumpers (1 MB Dram Option) ...................................................... 22
Figure 2-11: Factory Default Jumpers (4 MB Dram Option) ...................................................... 23
Figure 2-12: Factory Default Jumpers (8 MB Dram Option) ...................................................... 23
Chapter 3: TMS320C30 Memory Map
3.1 Introduction ......................................................................................................................................... 25
3.2 TMS320C30 Memory Map................................................................................................................. 25
3.3 EPROM - 'C30 Address 0x0000 0000 through 0x0000 7FFF ........................................................ 25
3.4 Static RAM - 'C30 Address 0x0010 0000 through 0x0010 FFFF.................................................... 25
3.5 DRAM - 'C30 Address 0x0020 0000 through 0x003F FFFF........................................................... 25
Table 3-1: Dram Organization .......................................................................................................... 25
Table 3-2: TMS320C30 Memory Map.............................................................................................. 26
3.6 TMS320C30 Control Register - Read/Write @ 'C30 Address 0x0080 0000 ............................... 27
3.6.1 SRST - Bit 0 - Active on Low-to-High Edge ................................................................ 27
Figure 3-1: Reset Circuitry Schematic Diagram........................................................... 27
Table 3-3: ‘C30 Control Register - ‘C30 Address 0x0080 0000 ................................... 27
3.6.2 IACK1, IACK2and IACK3................................................................................................ 28
3.6.3 VMEINT - Bit 4 - Active HIGH ........................................................................................ 28
Figure 3-2: Interrupt Generator Circuitry ..................................................................... 28
3.6.4 TRSEL0 through TRSEL3 (Transfer Select Bits) - Bits 5, 6, 8, and 9 .......................... 28
3.6.4.1 Longword (32-bit) Memory Cycle ............................................................... 29
Table 3-4: Transfer Select (TRSEL) Bit Functions....................................................... 29
3.6.4.2 Word (16-bit) Memory Cycle (Double Cycle) ........................................... 30
3.6.4.3 Word (16-bit) Memory Cycle (Single Cycle) ............................................. 30
3.6.4.4 Byte (8-bit) Memory Cycle (Single Cycle) .................................................. 30
3.6.4.5 IACK Cycle ...................................................................................................... 30
3.6.5 LOCK - Bit D7 - Active HIGH .......................................................................................... 30
3.7 Interrupt Status Register - 'C30 Address 0x0080 0800................................................................... 31
Artisan Technology Group - Quality Instrumentation ... Guaranteed | (888) 88-SOURCE | www.artisantg.com