Technologic Systems TS-7200 User manual

TS-7200 User's Manual

Technologic Systems, Inc.
16610 East Laser Drive, Suite 10
Fountain Hills, AZ 85268
TEL [phone]
FAX [phone]
[email protected]
http://www.embeddedarm.com/
This revision of the TS-7200 manual is dated
Dec. 16, 2004
All modifications from previous versions are listed in Appendix B.
A PDF version of this manual is included on the CD that shipped with your unit(s).
The PDF version includes many active links that may be useful to you.
Copyright © 2004 by Technologic Systems, Inc. All rights reserved.

Table of Contents
1 Product Overview..........................................................................................Page 1
1.1 About This Manual.........................................................................Page 1
1.2 Introduction....................................................................................Page 1
1.3 Features and Benefits Summary...................................................Page 2
1.4 Related Products...........................................................................Page 3
2 Memory..........................................................................................................Page 4
2.1 SDRAM..........................................................................................Page 4
2.2 Flash..............................................................................................Page 4
2.3 Compact Flash Cards....................................................................Page 5
2.4 USB Flash Drives...........................................................................Page 6
3 Serial Ports....................................................................................................Page 7
3.1 COM1.............................................................................................Page 7
3.2 COM2.............................................................................................Page 8
3.3 RS-485 Support.............................................................................Page 8
3.4 RS-485 Quick-Start Procedure......................................................Page 9
3.5 Automatic RS-485 TX Enable........................................................Page 10
3.6 Using Automatic RS-485 within Linux...........................................Page 11
3.7 Adding Serial Ports........................................................................Page 11
4 Digital I/O.......................................................................................................Page 13
4.1 DIO Header...................................................................................Page 14
4.2 LCD Header...................................................................................Page 15
4.3 Using DIO Header for SPI bus......................................................Page 16
4.4 LCD Interface................................................................................Page 17
5 A/D Converter................................................................................................Page 18
5.1 Single Sample Acquisition Procedure...........................................Page 19
6 Matrix Keypad Support..................................................................................Page 21
7 Real-Time Clock............................................................................................Page 22
8 10/100 Base-T Ethernet Port.........................................................................Page 23
9 Linux TCP/IP Configuration...........................................................................Page 24
10 Watchdog Timer..........................................................................................Page 25
11 LED, Jumpers and Push-Button Reset.......................................................Page 26
12 PC/104 Bus Expansion...............................................................................Page 27
13 Loading or Transferring Files......................................................................Page 29
13.1 Transferring Files via the Ethernet Port.......................................Page 29
13.2 Transferring Files via Compact Flash..........................................Page 29
13.3 Zmodem Downloads....................................................................Page 30
14 Debugging...................................................................................................Page 31
14.1 Debugging with gdb.....................................................................Page 31
14.2 Low-Level Debugging with RedBoot...........................................Page 32
14.3 Using Other Debuggers...............................................................Page 32
TS-7200 User's Manual
Technologic Systems
http://embeddedARM.com/
i
12/2004

15 Console on TS-7200...................................................................................Page 33
16 Software and Support.................................................................................Page 34
16.1 Linux OS Support........................................................................Page 34
16.2 Other OS Support.......................................................................Page 34
16.3 Development Kit and Supplemental CD.....................................Page 35
17 Installing the TS-7200.................................................................................Page 36
17.1 Electrostatic Discharge (ESD) Precautions................................Page 36
17.2 Setup and Installation Instructions..............................................Page 36
18 Components...............................................................................................Page 37
18.1 Standard Connectors..................................................................Page 37
19 Environmental Specifications.....................................................................Page 38
20 Options and Other Features.......................................................................Page 39
21 Feedback and Updates to the Manual........................................................Page 40
22 Limited Warranty.........................................................................................Page 41
23 FCC Advisory Statement............................................................................Page 42
Appendix A: Product Views.............................................................................Page 43
Appendix B: User Manual Revisions...............................................................Page 44
Appendix C: System Memory Map..................................................................Page 45
Appendix D: Further References.....................................................................Page 46
Appendix E: Schematic....................................................................................Page 47
Contact Information.........................................................................................Page 48
TS-7200 User's Manual
Technologic Systems
http://embeddedARM.com/
ii
12/2004

1 Product Overview
1.1 About This Manual
This manual is intended to provide the user with an overview of the board’s features,
benefits, specifications, and set up procedures. It also contains important safety
information.
1.2 Introduction
The model TS-7200 is a compact, full-featured Single Board Computer (SBC) based on
the Cirrus EP9302 ARM9 CPU. The EP9302 features an advanced 200 MHz ARM920T
processor design with a memory management unit (MMU) that allows support for high-
level operating systems such as Linux, Windows CE, and other embedded operating
systems. The ARM920T's 32-bit architecture, with a five-stage pipeline, delivers very
impressive performance at very low power.
The EP9302 CPU has a 16 KB instruction cache and a 16 KB data cache to provide
zero-cycle latency to the current program and data, or they can be locked to guarantee
no-latency access to critical sections of instructions and data. For applications with
instruction-memory size restrictions, the ARM920T’s compressed Thumb instruction set
can be used to provide higher code density and lower Flash storage requirements.
The TS-7200 CPU integer performance at 200 MHz is about twice as fast as the
Technologic Systems 133MHz 586-based products, but costs half as much!
TS-7200 User's Manual
Technologic Systems
http://www.embeddedARM.com/
1
12/2004

1.3 Features and Benefits Summary
The TS-7200 comes standard with these features:
●200 MHz ARM9 CPU with MMU
●32MB RAM
●8MB on-board Flash (Boots to Linux)
●True IDE Compact Flash socket (for additional Flash memory)
●10/100 Megabit Ethernet port
●2 USB compliant Full Speed host (OHCI) ports -- (12 Mb/s max)
●2 COM ports (up to 230 Kbaud)
●Watchdog Timer
●PC/104 expansion bus
●SPI bus interface
●20 Digital I/O lines
●Alphanumeric LCD and matrix keypad interface
●Single +5VDC supply @ 400 mA – (under 2 watts)
●Small size -- 3.8 x 4.5 inches (9.7 x 11.5 cm)
These optional features are also available:
●8-channel 12-bit analog-to-digital converter
●Battery-backed Real-Time Clock (TS-5620)
●RS-485 support on COM2 with automatic TX enable
●Temperature sensor
●Additional COM ports
TS-7200 power supply:
The TS-7200 requires regulated 5VDC at 400 mA (typical maximum). It is possible to
lower this power significantly by lowering the CPU clock rate or by powering-down the
Ethernet PHY chip.
A quick release screw-down terminal block for the 5V power and power GND
connections is provided for easy connection to an external power supply.
Note:
Supply voltages over 6 VDC may damage the TS-7200.
Be sure to use a regulated 5 VDC power supply, preferably with current limiting to 1 to
3 Amps. A current limited supply is very forgiving of common errors during
development. A PC power supply that may be capable of supplying 20 Amps or more is
not recommended -- it is possible to do irreversible damage to the TS-7200 if the
polarity on the power leads is reversed.
TS-7200 User's Manual
Technologic Systems
http://www.embeddedARM.com/
2
12/2004

When power is first supplied to the TS-7200, the board mounted LEDs are immediately
turned on under hardware control. Once the processor begins execution, the LEDs are
turned off. The RED led is briefly turned on while the processor looks for the TS-
BOOTROM stored in the first sector of Flash. If the processor does not find the TS-
BOOTROM, it will turn off the red LED and continuously blink the green LED. If the
LEDs do not turn on at all, the most likely problem is the power supply. Check that the
+5V and GND connections are not reversed. A diode protects the board against
damage in such a situation.
Once the processor has found the TS-BOOTROM, the green LED is turned on just
before jumping to it. The TS-BOOTROM briefly turns off the green, and turns on the
RED, while running the SDRAM initialization and test routines, but otherwise remains
green until RedBoot is called and starts its own initialization. If a problem was detected
with the hardware in the TS-BOOTROM, the LEDs blink alternately red, then green, at a
very fast rate. The red LED is on during RedBoot initialization, and once complete, the
green LED is lit and remains on from that point forward.
1.4 Related Products
Technologic Systems offers an enclosure for the TS-7200. Several daughter boards are
also available that can add functionality via the PC/104 bus. Since the PC/104 bus is an
industry standard, an almost unlimited number of third-party products can be added via
the PC/104 expansion bus.
TS-7200 User's Manual
Technologic Systems
http://www.embeddedARM.com/
3
12/2004

2 Memory
2.1 SDRAM
The TS-7200 uses a 256 Megabit SDRAM chip to provide 32 Megabytes (MB) of high-
speed RAM. By using the latest SDRAM technology (a 512 Megabit chip), it is possible
to have 64 MB of RAM on the TS-7200. This option will be available in the near future
when this technology becomes cost-effective.
The TS-7200 SDRAM chip is soldered directly to the board. By not using socketed
memory, the TS-7200 is much more reliable in high-vibration environments.
The TS-7200 RAM is not contiguous in the physical memory map of the EP9302. But
the MMU is programmed to remap the blocks of RAM to appear as a contiguous block
of memory at the very beginning of the virtual memory map. In the case of a 256
Megabit SDRAM chip (32 MB), it is located at 0 through 32 MB in the virtual memory
map.
2.2 Flash
The TS-7200 uses an Intel 3.3V StrataFlash chip for its on-board Flash resource. For
the standard 8 Megabyte chip, this is composed of 64 uniform sectors with 128 Kbytes
per sector. The first sector is reserved for the TS-BOOTROM code. The TS-BOOTROM
code initializes various internal configuration registers for proper operation for the TS-
7200 design and initializes and tests the SDRAM. The next 48 sectors (6 Mb) are used
for the JFFS2 file system. This is a journaling file system that uses wear leveling at the
file system level to maximize Flash lifetime. It is also extremely tolerant of power failures
during file write sequences. The last 1920Kb are reserved for the RedBoot ROM
monitor, RedBoot FIS (Flash Image System) and RedBoot FCONFIG (Flash config).
The default Linux kernel, vmlinux, is pre-loaded in the FIS and the default boot script
and Ethernet MAC address are contained in the FCONFIG. You may also use the
RedBoot FIS to store and load Flash images that contain eCos applications or other OS/
RTOS bootloaders.
The physical address of the Flash chip is 0x6000_0000 through 0x607F_FFFF for the 8
MB chip. It is possible to use larger sizes of the Intel Strata Flash than the standard
8MB chip. The TS-7200 is designed to accommodate both 16 MB and 32 MB chips.
Please call Technologic Systems to discuss lead times and current costs for these
options.
TS-7200 User's Manual
Technologic Systems
http://www.embeddedARM.com/
4
12/2004

The entire Flash chip can be write-protected by removing Jumper #3. When JP3 is not
installed the Flash chip becomes a read-only resource.
The designer should be aware that Flash technology does have a wear-out mechanism
that should be considered in all designs. The Intel Strata Flash memory is guaranteed
capable of a minimum of 100,000 write/erase cycles. This means that if you completely
erase and rewrite the entire Flash drive 10 times a day, it would take over 27 years
before any problems would occur. Reading the Flash produces no wear at all.
2.3 Compact Flash Cards
If the 6MB Flash file system on the TS-7200 is insufficient for your application,
additional non-volatile storage can be added with a Compact Flash (CF) card. CF cards
can supply additional storage that behaves much as a hard drive does with sizes
ranging from 32MB to 1GB. These products are inherently more rugged than a hard
drive since they are completely solid-state with no moving parts.
The Compact Flash card has the added advantage of being removable media. A
SanDisk USB Compact Flash reader/writer (which is included in the TS-7200
Developer’s Kit) is recommended for the host PC for file transfers. This results in the
ability to quickly move files from a host PC to the TS-7200 using a Compact Flash card
as the removable media. While a USB Compact Flash reader allows for hot swapping of
the Compact Flash card on the host PC, the Compact Flash interface on the TS-7200 is
not hot swappable, the TS-7200 must be rebooted after removing or installing a
Compact Flash card.
The format of the CF card must be in EXT2 format for proper operation with Linux as a
root filesystem.
Note:
The TS-7200 always needs to be powered-off before swapping CF cards.
TS-7200 User's Manual
Technologic Systems
http://www.embeddedARM.com/
5
12/2004

2.4 USB Flash Drives
Additional non-volatile storage can be added with a USB Flash drive. USB Flash drives
can supply additional storage that behaves very much like a CF card except that a CF
card can be the root drive whereas a USB drive can not be the root file system.
The USB Flash drive has the advantage over a CF card in that the USB drive can be
hot swapped.
Note:
Drivers are available in the TS-Linux distribution to support USB Flash Drives.
TS-7200 User's Manual
Technologic Systems
http://www.embeddedARM.com/
6
12/2004

3 Serial Ports
The TS-7200 has two asynchronous serial ports (COM1 and COM2) provide a means to
communicate with external serial devices. Each is independently configured as a
16C550- type COM port that is functionally similar to a standard PC COM port. These
ports have 16-byte FIFOs in both the receive and the transmit UART channels.
Both COM ports can support all standard baud rates up through 230.4Kbaud. Both
COM ports may be configured to use a DMA channel (useful when very high baud rates
are being used).
Either UART can generate:
●four individually-maskable interrupts from the receive, transmit, and modem
status logic blocks
●a single, combined interrupt that is asserted if any of the individual interrupts are
asserted and unmasked
COM1 can also the support HDLC protocol -- Download the EP9301 User Guide for
more details.
COM2 can optionally support RS-485 half or full duplex levels.
3.1 COM1
Table 3.1 COM1 DB9 Pin-Outs
DB9 Pin Signal Description
1 DCD Data Carrier Detect
2 RXD Receive Data
3 TXD Transmit Data
4 DTR Data Terminal Ready
5 GND Ground
6 DSR Data Set Ready
7 RTS Request to Send
8 CTS Clear to Send
9 -- --
The base address of COM1 appears in the physical
address space at 0x808C_0000.
COM1 has RS-232 support for the following signals:
●TXD
●RXD
●RTS
●CTS
●DTR
●DSR
●DCD
This full complement of RS-232 signals (all except
Ring Detect) allows COM1 to interface to almost
any serial RS-232 device.
The COM1 RS-232 port uses a DB-9 male connector on the TS-7200. See Table 3.1 for
a list of COM1 pin-outs.
TS-7200 User's Manual
Technologic Systems
http://www.embeddedARM.com/
7
12/2004

3.2 COM2
Table 3.2 COM2 Serial Port Header Pin-Outs
RS-232 Half Duplex RS-485 Full Duplex RS-485
9-Pin SubD Signal 9-Pin SubD Signal 9-Pin SubD Signal
1 1 TX+ / RX+ 1 TX+
2 RXD 2 2
3 TXD 3 3
4 4 4 RX+
5 GND 5 GND 5 GND
6 6 TX- / RX- 6 TX -
7 7 7
8 8 8
9 9 9 RX -
The base address of
COM1 appears in the
physical address space
at 0x808D_0000.
COM2 has RS-232
support only for the TXD
and RXD signals. This is
sufficient to interface
with serial devices that
only require transmit
and receive data lines.
COM2 is accessible on
a 10-pin header labeled
COM2. Adaptor cables
are available to convert
these into standard 9-
pin SubD male connectors.
In addition, COM2 has optional support for full or half-duplex RS-485. See Table 3.2 for
COM2 pin-outs.
Note:
The COM2 serial port 10-pin header has both RS-232 and RS-485 signals. Only one
set is in use for a given application – it is not possible to use both at the same time.
3.3 RS-485 Support
An option is available to add support to COM1 for half duplex or full duplex RS-485. RS-
485 drivers allow communications between multiple nodes up to 4000 feet (1200
meters) via twisted pair cable. Half-duplex RS-485 requires one twisted pair plus a
Ground connection, while full duplex requires two twisted pair plus a Ground.
TS-7200 User's Manual
Technologic Systems
http://www.embeddedARM.com/
8
12/2004

For half-duplex operation, a single twisted pair is used for transmitting and receiving.
The Auto485.exe utility must be run to initialize the automatic RS-485 control logic. For
full-duplex operation, two twisted pairs are used and the transmit driver is typically
enabled all the time. The auto485.exe utility must be run to put the logic into full-duplex
RS-485 mode.
Fail-safe bias resistors are used to bias the TX+, TX- and RX+, RX- lines to the correct
state when these lines are not being actively driven. This is an important consideration,
since in a typical RS-485 installation, the RS-485 drivers are frequently tri-stated. If fail-
safe bias resistors are not present, the 485 bus may be floating and very small amounts
of noise can cause spurious characters at the receivers. 4.7KW resistors are used to
pull the TX+ and RX+ signals to 5V and also to bias the TX- and RX- signals to ground.
Termination resistors in many installations are not required when cable lengths are less
than 50 meters and the baud rate is 9600 or less. Termination resistors may be required
for reliable operation when running longer distances or at higher baud rates.
Termination resistors (typically 100-150 ohms) should only be installed at each end of
an RS-485 transmission line. In a multi-drop application where there are several drivers
and/or receivers attached, only the devices at each end of the transmission line pair
should have termination resistors.
A read at I/O location 0x2240_0000 bit 1 will return a "1" when the RS-485 option is
installed.
3.4 RS-485 Quick-Start Procedure
Perform the following steps:
1. Check that the RS-485 option is installed in the TS-7200 (required).
2. Attach the RS-485 cable to the 10-pin header. (Adaptor cables to SubDB9
connector are available from Technologic Systems.)
3. Set the COM2 UART serial parameters (baud rate, data, parity, and stop bits,
interrupts, etc) in your source code
4. Use the TIOC_SBCS485 ioctl() to enable the automatic RS-485 feature.
5. Simply read () and write () data to the COM2 UART – the automatic RS-485 logic
controls TX enable.
TS-7200 User's Manual
Technologic Systems
http://www.embeddedARM.com/
9
12/2004

3.5 Automatic RS-485 TX Enable
Table 3.5 COM2 Mode Register
Value (Hex) MSB MID LSB Mode
00 0 0 0 RS-232
01 0 0 1 Full-Duplex RS-485
02 0 1 0 -- Reserved
03 0 1 1 -- Reserved
04 1 0 0 Half-Duplex 9600 baud
05 1 0 1 Half-Duplex 19.2Kbaud
06 1 1 0 Half-Duplex 57.6Kbaud
07 1 1 1 Half-Duplex 115.2Kbaud
TS-7200 supports fully automatic
TX enable control under hardware
control. This simplifies the design
of half-duplex systems since
turning off the transmitter and
enabling the receiver in software is
typically difficult to implement. If
this is implemented in software,
then the COM2 UART transmit
holding register and the transmit
shift register both must be polled
until empty before deasserting the
TX enable signal to the RS-485
driver. The design gets more
complicated when using the TX FIFO or when using a multi-tasking OS such as Linux.
The implementation on the TS-7200 uses hardware in a Xilinx PLD to automatically
control when the RS-485 drivers and receivers are selected. The automatic RS-485
logic eliminates the need for any software polling and supervision. A counter in the
Xilinx PLD is used to keep track of the bits shifting out the COM2 UART. This circuit
automatically turns on/off the RS-485 transceiver and receiver at the correct times. This
only requires the COM2 Mode registers in the PLD to be initialized once based on baud
rate and data format.
COM2 will default to RS-232 mode at reset (COM2 mode register = Hex 00). In order to
switch COM2 into Full duplex RS-485 mode, the COM2 Mode register at 0x22C0_0000
must be set to Hex 01. In this mode, the TX drivers are always asserted.
In order to switch COM2 into half-duplex RS-485, then the COM2 mode register at
0x22C0_0000 must be set to Hex 04, 05, 06 or 07 depending upon the baud rate
required. Baud rates of 9600, 19.2K, 57.6K and 115.2K are supported. If you need to
operate COM2 in half-duplex RS-485 at any other baud rate, then contact Technologic
Systems.
A second COM2 Mode register at 0x2300_0000 must be set to Hex 01 if the COM2 is in
half-duplex mode and the data format is using 8 data bits with parity or 8 data bits with 2
stop bits.
Note:
COM2 can support half-duplex RS-485 baud rates of 9600, 19.2K, 57.6K and
115.2Kbaud. For any other baud rate, contact Technologic Systems.
TS-7200 User's Manual
Technologic Systems
http://www.embeddedARM.com/
10
12/2004

3.6 Using Automatic RS-485 within Linux
A special ioctl command has been added to the Linux kernel's serial code to turn off and
on the automatic RS-485 feature. The header files needed to be included from the Linux
kernel source tree and an applications source code are linux/ts_sbc.h and linux/include/
asm/ioctls.h. These header files can be found in a Linux kernel patched with an
appropriate patch from Technologic Systems. The following snippet of code
demonstrates the use of this ioctl.
#include <linux/ts_sbc.h>
#include <linux/include/asm/ioctls.h>
<snip>
mcr = AUTO485FD
//mcr = AUTO485HD //for half duplex
ioctl (fd, TIOC_SBCS485, &mcr);
//write() and read() from fd
ioctl (fd, TIOC_SBCC485, &mcr);
//further reads() and writes() may not behave
3.7 Adding Serial Ports
If your project requires more than two serial ports, additional ports may be added via the
PC/104 expansion bus. Technologic Systems offers three different daughter boards (TS-
SER1, TS-SER2, and TS-SER4) that add 1, 2, or 4 extra COM ports respectively.
These can be configured using PC designations COM1, COM2, or higher. These will
appear in the TS-7200 PC/104 address space (0x11A0_0000 base address). For
example, a TS-SER1 daughter board can be jumper selected as COM3 which would
correspond to a PC I/O base address of 0x3E8. On the TS-7200, this COM port will
appear at the physical base address of 0x11A0_03E8.
The TS-7200 PC/104 expansion bus has IRQ5, IRQ6, and IRQ7 available for additional
serial port interrupts.
TS-7200 User's Manual
Technologic Systems
http://www.embeddedARM.com/
11
12/2004

Typically each serial port has a dedicated interrupt, but the TS-SER4 daughter board
allows all four extra serial ports to share a single interrupt. This is very helpful in
systems with a large number of serial ports since there are a limited number of IRQ
lines available.
Note:
Drivers are available in the TS-Linux distribution to support these extra COM ports.
TS-7200 User's Manual
Technologic Systems
http://www.embeddedARM.com/
12
12/2004

4 Digital I/O
There are 20 Digital Input/Output (DIO) lines available on the TS-7200. These are
available on two headers labeled “DIO” and “LCD”. The header labeled LCD can be
used as 11 DIO lines or as an alphanumeric LCD interface (See Section 4.2). The
header labeled DIO has 9 DIO pins available. In addition to the DIO signals, each
header also has a power pin and Ground available. The LCD header has 5V power
available while the DIO header has 3.3V power.
Three pins on the DIO header are used to bring out the EP9302 SPI bus. By using
some of the DIO pins as peripheral Chip Select signals, a complete interface is
available for SPI peripherals. It is also possible to bring out a fourth SPI bus function
[SPI_Frame] by adding a 10 ohm resistor in the position labeled R1 on TS-7200 RevB
boards. This signal is not required for many SPI peripherals but it may prove useful in
some applications.
All of the DIO lines are programmable as either inputs or outputs and the direction of
each I/O pin can be individually programmed. All DIO control registers are 8-bits wide
and aligned on word (32-bit) boundaries. For all registers, the upper 24 bits are not
modified when written and are always read back as zeros. Every DIO pin has two
registers used to access it, an 8-bit data register and an 8-bit data direction register
(DDR). The DDR controls whether each DIO pin is an input or an output (”1” = output).
Writing to the data register only affects pins that are configured as outputs. Reading the
data register always returns the state of the DIO pin.
Many of the DIO pins (DIO_0 thru DIO_8 and LCD_0 thru LCD_7) can also be
programmed to cause interrupts. The interrupt properties of these pins are individually
configurable -- each interrupt can be either high or low level sensitive or either rising or
falling edge triggered. It is also possible to enable debouncing on any of these
interrupts. Debouncing is implemented using a 2-bit shift register clocked by a 128 Hz
clock. Download the EP9301 User Manual and see Chapter 21 for details.
The TS-7200 RevB boards also allow access to two 12-bit A/D channels on the DIO
header.
The 5V power output pin on the LCD header has a 750 mA Poly-Fuse to prevent
excessive current. The 3.3V power on the DIO header is current limited to
approximately 1 Amp by an LM1117 3.3V regulator.
TS-7200 User's Manual
Technologic Systems
http://www.embeddedARM.com/
13
12/2004

4.1 DIO Header
Table 4.1 DIO Header
Pin-Out
Header Pin Description
1 DIO_0
2 GND
3 DIO_1
4 ADC0
5 DIO_2
6 ADC4 or
SPI_Frame
7 DIO_3
8 DIO_8
9 DIO_4
10 SPI_MISO
11 DIO_5
12 SPI_MOSI
13 DIO_6
14 SPI_CLK
15 DIO_7
16 3.3 V
The DIO port provides +3.3V, GND, the SPI bus, and 9 digital I/O
lines that may be used to interface the TS-7200 with a wide range
of external devices. DIO lines DIO_0 thru DIO_7 are a byte-wide
port using Port B on the EP9302 and are accessed via the data
register at physical address location 0x8084_0004. The DDR for
this port is at 0x8084_0014.
DIO_8 is accessed via bit 0 of Port F in the EP9302 and is
accessed via the data register at physical address location
0x8084_0030. The DDR for this port is at 0x8084_0034. It is
important not to change the other bit positions in these Port F
registers since these other DIO pins are being used on the TS-
7200. All accesses to these registers should use read-modify-write
cycles.
Warning!
All pins on the DIO header use 0-3.3V logic levels. Do
not drive these lines to 5V.
When the DIO pins are configured as outputs, they can source 4
mA or sink 8 mA and have logic swings between 3.3V and ground.
When configured as inputs, they have standard TTL level
thresholds and must not be driven below 0 Volts or above 3.3
Volts. DIO lines DIO_0 thru DIO_3 have 4.7 KW pull-up resistors
to 3.3V biasing these signals to a logic”1”. The other DIO pins
have 100 KW bias resistors biasing these inputs to a logic “1”.
DIO signals DIO_0 thru DIO_7 are physically arranged to allow a 16-pin (2x8) ribbon
cable to directly connect a 4x4 matrix keypad. Drivers are available for this interface.
Note:
The SPI interface is described in section 4.3.
A/D Converter
The DIO Port pins 4 and 6 are connected to two of the EP9302 12-bit A/D converter
inputs. These can be used to measure analog signals in the range of 0 to 3.3V.
TS-7200 User's Manual
Technologic Systems
http://www.embeddedARM.com/
14
12/2004

4.2 LCD Header
Table 4.2 LCD Header
Pin-Out
Header Pin Description
1 5V
2 GND
3 LCD_RS
4 Bias
5 LCD_EN
6 LCD_WR
7 LCD_1
8 LCD_0
9 LCD_3
10 LCD_2
11 LCD_5
12 LCD_4
13 LCD_7
14 LCD_6
The LCD Port can be used as 11 additional digital I/O lines or it
can be used to interface to a standard alphanumeric LCD display.
The header has been arranged to allow a 14-pin ribbon cable to
directly connect to industry standard LCD displays. Technologic
Systems has available a 2x24 LCD display with software drivers
for rapid development.
DIO lines LCD_0 thru LCD_7 are a byte-wide port using Port A on
the EP9302 and are accessed via the data register at physical
address location 0x8084_0000. The DDR for this port is at
0x8084_0010.
Since this port is interfacing to a 5V LCD, 1.0 KW resistors have
been added in series between the EP9302 and the LCD_0 thru
LCD_7 pins. This is required since the LCD data bus could be
driving these lines above 3.3V. The series resistors prevent the
LCD from overdriving the EP9302 Port A pins. If using these pins
for general purpose DIO, the current sourcing and sinking
capability of these DIO pins is limited by the 1.0 KW resistors.
LCD_EN, LCD_ RS , and LCD_WR are DIO pins using EP9302
Port H bits 3 through 5 respectively and are accessed via the data
register at physical address location 0x8084_0040. The DDR for
this port is at 0x8084_0044. When these DIO pins are configured
as outputs, they can source 4 mA or sink 8 mA and have logic swings between 3.3V
and ground. When configured as inputs, they have standard TTL level thresholds and
must not be driven below 0 Volts or above 3.3 Volts. These DIO pins have 100 KW bias
resistors biasing these inputs to a logic “1”. It is important not to change the other bit
positions in these Port H registers since the other DIO pins are being used on the TS-
7200. All accesses to these registers should use read-modify-write cycles.
Warning!
LCD pins 3, 5, and 6 use 0-3.3V logic levels. Do not drive these lines to 5V.
Pin 4 on this header (labeled Bias) is a 620 ohm resistor to ground for LCD contrast
biasing.
The 5V power on the LCD header has a 750 mA Poly-Fuse to limit the current.
TS-7200 User's Manual
Technologic Systems
http://www.embeddedARM.com/
15
12/2004

4.3 Using DIO Header for SPI bus
Table 4.3 DIO Header Pin-Outs
Header Pin Name Function
10 SPI_MISO Master Output /
Slave Input
12 SPI_MOSI Master Output /
Slave Input
14 SPI_CLK Clock
6 SPI_Frame R1 must be added to enable
The EP9302 Synchronous Serial
Port is available on the DIO
header. This port can implement
either a master or slave interface
to peripheral devices that have
either Motorola SPI or National
Semiconductor Microwire serial
interfaces. The transmit and
receive data paths are buffered
with internal FIFO memories
allowing up to eight 16-bit values
to be stored for both transmit and receive modes. The clock rate is programmable up to
3.7 MHz and has programmable phase and polarity. The data frame size is
programmable from 4 to 16 bits.
By using some of the DIO Header pins as peripheral Chip Select signals, a complete
interface is available for addressing up to 9 SPI peripherals. The SPI bus pins are
defined in the table below.
Warning!
The SPI bus pins use 0-3.3V logic levels. Do not drive these lines to 5V.
Download the EP9301 User’s Manual and see Chapter 19 for more details on using the
SPI bus.
TS-7200 User's Manual
Technologic Systems
http://www.embeddedARM.com/
16
12/2004