Texas Instruments TPS62065EVM User manual

User's Guide
SLVU364A–March 2010–Revised November 2015
TPS62065/67EVM
This user’s guide describes the characteristics, operation, and use of the TPS62065-67EVM-347
evaluation module (EVM). The TPS62065-67EVM-347 is a fully assembled and tested platform for
evaluating the performance of both the TPS62065 and TPS62067 2-A step-down converters. This
document includes schematic diagrams, printed circuit board (PCB) layout, bill of materials, and test data.
Throughout this document, the abbreviations EVM,TPS62065/67EVM, and the term evaluation module
are synonymous with the TPS62065-67EVM-347 unless otherwise noted.
Contents
1 Introduction ................................................................................................................... 2
2 Electrical Performance Specifications..................................................................................... 2
3 TPS62056/67EVM Schematic.............................................................................................. 3
4 Connector and Test Point Descriptions................................................................................... 4
5 Test Configuration ........................................................................................................... 6
6 TPS62065/67EVM Test Data .............................................................................................. 8
7 TPS62065/67EVM-347 Assembly Drawings and Layout ............................................................. 12
8 Bill of Materials ............................................................................................................. 18
List of Figures
1 TPS62065EVM Schematic ................................................................................................. 3
2 TPS62067EVM Schematic ................................................................................................. 3
3 Hardware Board Connection ............................................................................................... 6
4 TPS62065, TPS62067 Efficiency vs Load Current...................................................................... 8
5 TPS62065 Startup into 2.2-ΩLoad........................................................................................ 8
6 TPS62067 Startup into 2.2-ΩLoad........................................................................................ 9
7 TPS62067 Shutdown: No Load............................................................................................ 9
8 TPS62065 Output Voltage Ripple (PFM Mode)........................................................................ 10
9 TPS62065 Output Voltage Ripple (PWM Mode)....................................................................... 10
10 TPS62065 Gain and Phase vs Frequency.............................................................................. 11
11 TPS62065 Gain and Phase vs Frequency.............................................................................. 11
12 TPS62065/67EVM Component Placement (Top View) ............................................................... 13
13 TPS62065/67EVM Top-Side Copper (Top View) ...................................................................... 14
14 TPS62065/67EVM Internal Layer 1 (X-Ray View, from Top)......................................................... 15
15 TPS62065/67EVM Internal Layer 2 (X-Ray View, from Top)......................................................... 16
16 TPS62065/67EVM Bottom-Side Copper (Bottom View) .............................................................. 17
List of Tables
1 TPS62065/67EVM Performance Characteristics........................................................................ 2
2 TPS62065/67EVM Bill of Materials ..................................................................................... 18
All trademarks are the property of their respective owners.
1
SLVU364A–March 2010–Revised November 2015 TPS62065/67EVM
Submit Documentation Feedback Copyright © 2010–2015, Texas Instruments Incorporated

Introduction www.ti.com
1 Introduction
The TPS62065-67EVM-347 is a fully assembled and tested pair of PCBs for evaluating the TPS62065
and TPS62067 2-A step-down converters. The EVM comes configured with both a TPS62065 IC and a
TPS62067 IC; there are two PCBs, one for each respective step-down converter IC.
1.1 Features
• Input voltage range: 2.9 V to 6.0 V
• Adjustable output voltage: 0.8 V to VIN
• Up to 2.0-A output current
• 3-MHz switching frequency
• Power Good output (TPS62067EVM only)
• Clock dithering
1.2 TPS62065/67 Applications
The TPS62065 and TPS62067 step-down converters are ideal for these applications:
• POL
• Digital cameras
• PDAs, pocket PCs
• Portable media players
• DSP supply
2 Electrical Performance Specifications
Table 1 summarizes the TPS62065/67EVM performance specifications.
Table 1. TPS62065/67EVM Performance Characteristics
Notes and
Parameter Symbol Conditions Min Typ Max Units
Input Characteristics
Input Voltage VIN 2.9 3.6 6.0 V
Falling 1.73 1.78 1.83 V
Input Undervoltage Lockout VIN_UVLO
(UVLO) Rising 1.9 1.95 1.99 V
Output Characteristics
Line Regulation 0 %/V
Load Regulation –0.5 %/A
Output Current IOUT 2000 mA
Forward Current Limit High- ILIMF 2300 2750 3300 mA
Side and Low Side MOSFET
System Characteristics
Switching Frequency fSW 2600 3000 3400 kHz
Peak Efficiency ηpk 95%
VIN = 5.0 V, VOUT =
Full Load Efficiency η1.8 V IOUT = 2,000 82%
mA
2TPS62065/67EVM SLVU364A–March 2010–Revised November 2015
Submit Documentation Feedback
Copyright © 2010–2015, Texas Instruments Incorporated

www.ti.com TPS62056/67EVM Schematic
3 TPS62056/67EVM Schematic
Figure 1 shows the TPS62065EVM schematic. Figure 2 illustrates the TPS62067EVM schematic.
Figure 1. TPS62065EVM Schematic
Figure 2. TPS62067EVM Schematic
NOTE: These diagrams are provided for reference only. See Table 2, the Bill of Materials, for
specific component values.
3
SLVU364A–March 2010–Revised November 2015 TPS62065/67EVM
Submit Documentation Feedback Copyright © 2010–2015, Texas Instruments Incorporated

Connector and Test Point Descriptions www.ti.com
4 Connector and Test Point Descriptions
4.1 Enable Jumpers/Switches: TPS62065EVM
4.1.1 J10 VIN
This header is the positive connection to the input power supply. The power supply must be connected
between J10 and J12 (GND). The leads to the input supply should be twisted and kept as short as
possible. The input voltage must be between 2.9 V and 6.0 V.
4.1.2 J11 S+/S–
J11 S+/S– are the sense connections for the input of the converter. Connect a voltmeter, or the sense
connection of a power supply or oscilloscope, to this header.
4.1.3 J12 GND
This header is the return connection to the input power supply. Connect the power supply between J12
and J10 (VIN). The leads to the input supply should be twisted and kept as short as possible. The input
voltage must be between 2.9 V and 6.0 V.
4.1.4 J13 VOUT
This header is the positive output of the step-down converter. The output voltage of the TPS62065 is
adjustable with feedback resistors R10 and R11. On the EVM, the output voltage is set to 1.8 V by default.
NOTE: A feed-forward capacitor is required. Refer to the TPS6206x data sheet (SLVS833) for
detailed information.
4.1.5 J14 S+/S–
J14 S+/S– are the sense connections for the output of the converter. Connect a voltmeter, or the sense
connection of an electronic load or oscilloscope, to this header.
4.1.6 J15 GND
J15 is the return connection of the converter. A load can be connected between J15 and J13 (VOUT). The
converter is capable of carrying a load current up to 2000 mA.
4.1.7 JP10 EN
This jumper enables/disables the TPS62065 on the EVM. Shorting jumper JP10 between the center pin
and On turns on the unit. Shorting the jumper between center pin and Off turns the unit off. A 1-MΩpull-
up resistor is connected between VIN and EN. Removing jumper JP10 turns on the converter.
4.1.8 JP11 MODE
This jumper enables/disables the power-saving mode under light loads. Shorting jumper JP11 between
the center pin and PWM disables the power-saving mode; If the power save mode is disabled, the
converter operates in forced PWM mode over the entire load current range. Shorting the jumper between
the center pin and PSM enables the power-saving mode. The device operates in power-saving mode
under light load conditions. See the TPS6206x data sheet (SLVS833) for a detailed description of this
configuration. A 1-MΩpulldown resistor is connected between GND and MODE. By removing JP11, the
converter operates in power-saving mode under light load conditions.
4TPS62065/67EVM SLVU364A–March 2010–Revised November 2015
Submit Documentation Feedback
Copyright © 2010–2015, Texas Instruments Incorporated

www.ti.com Connector and Test Point Descriptions
4.1.9 J16 VOUT (SMA)
This SMA connector is connected to the output voltage of the TPS62065. It can be used to easily analyze
the noise spectrum of the output voltage with a spectrum analyzer. By default, J16 is not assembled on
the EVM.
4.2 Enable Jumpers/Switches: TPS62067EVM
4.2.1 J20 VIN
This header is the positive connection to the input power supply. The power supply must be connected
between J20 and J22 (GND). The leads to the input supply should be twisted and kept as short as
possible. The input voltage must be between 2.9 V and 6.0 V.
4.2.2 J21 S+/S–
J21 S+/S– are the sense connections for the converter input. Connect a voltmeter, or the sense
connection of a power supply or an oscilloscope, to this header.
4.2.3 J22 GND
This header is the return connection to the input power supply. Connect the power supply between J22
and J20 (VIN). The leads to the input supply should be twisted and kept as short as possible. The input
voltage must be between 2.9 V and 6.0 V.
4.2.4 J23 VOUT
This header is the positive output of the step-down converter. The output voltage of the TPS62067 is
adjustable with the feedback resistors R20 and R21. On the EVM, the output voltage is set to 3.3 V by
default.
NOTE: There is a feed-forward capacitor required. Refer to the TPS6206x data sheet (SLVS833) for
detailed information.
4.2.5 J24 S+/S–
J24 S+/S– are the sense connections for the converter output. Connect a voltmeter, or the sense
connection of an electronic load or an oscilloscope, to this header.
4.2.6 J25 GND
J25 is the return connection of the converter. A load can be connected between J25 and J23 (VOUT). The
converter is capable of a load up to 2000 mA load current.
4.2.7 J26 PG
PG (Power Good) is an open-drain output. A 1-MΩpull-up resistor is connected between VIN and PG.
This circuit is active once the device is enabled. It is driven by an internal comparatir that is connected to
the FB voltage. The PG output provides a high-level output once the FB voltage reaches 95% of its
nominal value. The PG output provides a low-level output when the FB voltage falls below 90% of its
nominal value.
NOTE: This function is only available on the TPS62067EVM.
5
SLVU364A–March 2010–Revised November 2015 TPS62065/67EVM
Submit Documentation Feedback Copyright © 2010–2015, Texas Instruments Incorporated

J12
J13
J11
J14
J10
J15
JP10
ON EN OFF
VIN
GND
VOUT
GND
S+
+
S+
S-
-
S-
TPS62065/67EVM-347
DC
Power Supply Load
Oscilloscope
Test Configuration www.ti.com
4.2.8 JP20 EN
This jumper enables/disables the TPS62067 device on the EVM. Shorting jumper JP20 between the
center pin and On turns on the unit. Shorting the jumper between center pin and Off turns the unit off. A 1-
MΩpull-up resistor is connected between VIN and EN. Removing jumper JP20 also turns on the
converter.
4.2.9 J27 VOUT (SMA)
This SMA connector is connected to the output voltage of the TPS62067. It can be used to easily analyze
the noise spectrum of the output voltage with a spectrum analyzer. By default, J27 is not assembled on
the EVM.
5 Test Configuration
5.1 Hardware Setup
Figure 3 illustrates a typical hardware test configuration.
Figure 3. Hardware Board Connection
6TPS62065/67EVM SLVU364A–March 2010–Revised November 2015
Submit Documentation Feedback
Copyright © 2010–2015, Texas Instruments Incorporated

www.ti.com Test Configuration
5.2 Testing Procedure
Follow these procedures when configuring the EVM for testing.
CAUTION
Many of the components on the TPS62065/67EVM-347 are susceptible to
damage by electrostatic discharge (ESD). Customers are advised to observe
proper ESD handling precautions when unpacking and handling the EVM,
including the use of a grounded wrist strap, bootstraps, or mats at an approved
ESD workstation. An electrostatic smock and safety glasses should also be
worn.
1. Connect a dc power supply between J10 and J12 on the TPS62065EVM, or J20 and J22 on the
TPS62067EVM. Please note that the input voltage should be between 2.9 V and 6.0 V. Keep the wires
from the input power supply to the EVM as short as possible and twisted.
2. Connect a dc voltmeter or oscilloscope to the output sense connection of the EVM (J14 on the
TPS62065EVM, J24 on the TPS62067EVM).
3. A load can be connected between J13 and J15 on the TPS62065EVM, or J23 and J25 on the
TPS62067EVM.
4. To enable the converter, connect the shorting bar on JP10 (JP20) between EN and ON on the
TPS62065EVM (TPS62067EVM).
5. The TPS62065EVM has a feature to allow the user to switch between Power-Save Mode under light
loads and forced PWM mode; this feature is enabled or disabled with jumper JP11. This feature is only
available on the TPS62065EVM.
6. The TPS62067EVM has a PG (Power Good) output. The PG pin on the TPS62067 is connected to
J26. PG is an open-drain output. The output is pulled up with a 1-MΩpull-up resistor (R22) to VIN.
This feature is only available on the TPS62067EVM.
7
SLVU364A–March 2010–Revised November 2015 TPS62065/67EVM
Submit Documentation Feedback Copyright © 2010–2015, Texas Instruments Incorporated

2 V/div
500 mA/div
2 A/div
1 V/div
500 mA/div
Time (100 s/div)m
V = 3.6 V
V = 1.8 V
Load = R2R
IN
OUT
L = 1.2 H
C = 10 F
m
m
OUT
TPS62065 Startup
100
95
90
85
80
75
70
65
60
55
50
0 0.2 0.4 0.6 0.8 1.0 1.2 1.4 1.6 1.8 2.0
I (A)
OUT
Efficiency (%)
V = 3.0 V
IN
V = 3.3 V
V = 3.6 V
V = 4.2 V
V = 5.0V
IN
IN
IN
IN
L = 1.0 H (LQH441R0)
C = 10 F (0603 size)
m
m
OUT
V =1.8 V
Mode: Auto PFM/PWM
OUT
EFFICIENCY vs LOAD CURRENT
TPS62065/67EVM Test Data www.ti.com
6 TPS62065/67EVM Test Data
Figure 4 through Figure 11 present typical performance curves for the TPS62065/67EVM. Actual
performance data can be affected by measurement techniques and environmental variables; therefore,
these curves are presented for reference and may differ from actual results obtained by some users.
Efficiency
Figure 4 shows the typical efficiency performance for the TPS62065 and TPS62067.
Figure 4. TPS62065, TPS62067 Efficiency vs Load Current
6.1 Start-up: TPS62065
Figure 5 shows the typical start-up performance for the TPS62065 using the TPS62065EVM.
Figure 5. TPS62065 Startup into 2.2-ΩLoad
8TPS62065/67EVM SLVU364A–March 2010–Revised November 2015
Submit Documentation Feedback
Copyright © 2010–2015, Texas Instruments Incorporated

Time (1 ms/div)
5 V/div
2 V/div
2 V/div
V = 4.2 V
V = 3.3 V
Load = No Load
PG Pull-up Resistor = 10 kW
IN
OUT
TPS62067 Shutdown
2 V/div
2 V/div
2 V/div
1 A/div
Time (100 s/div)m
V = 4.2 V
V = 3.3 V
IN
OUT
Load = 2R2
PG Pull-up Resistor = 10 kW
TPS62067 Startup
www.ti.com TPS62065/67EVM Test Data
6.2 Start-up and Shutdown: TPS62067
Figure 6 and Figure 7 illustrate the typical start-up and shutdown behavior, respectively, for the
TPS62067, using the TPS62067EVM.
Figure 6. TPS62067 Startup into 2.2-ΩLoad
Figure 7. TPS62067 Shutdown: No Load
9
SLVU364A–March 2010–Revised November 2015 TPS62065/67EVM
Submit Documentation Feedback Copyright © 2010–2015, Texas Instruments Incorporated

Time (100 ns/div)
I :
500 mA/div
COIL
V :
50 mV/div
OUT
SW:
2 V/div
TYPICAL OUTPUT VOLTAGE RIPPLE (PWM MODE)
V = 3.6 V
V = 1.8 V
IN
OUT
L = 1.2 H
C = 10 F
m
m
OUT
I = 500 mA
MODE = GND
OUT
Time (4 s/div)m
V :
50 mV/div
OUT
SW:
2 V/div
I :
200 mA/div
COIL
V = 3.6 V
V = 1.8 V
IN
OUT
L = 1.2 H
C = 10 F
m
m
OUT
I = 20 mA
MODE = GND
OUT
TYPICAL OUTPUT VOLTAGE RIPPLE (PFM MODE)
TPS62065/67EVM Test Data www.ti.com
6.3 Output Voltage Ripple
Figure 8 and Figure 9 show the typical output voltage ripple for the TPS62065 in PFM and PWM modes,
respectively, with the TPS62065EVM.
Figure 8. TPS62065 Output Voltage Ripple (PFM Mode)
Figure 9. TPS62065 Output Voltage Ripple (PWM Mode)
10 TPS62065/67EVM SLVU364A–March 2010–Revised November 2015
Submit Documentation Feedback
Copyright © 2010–2015, Texas Instruments Incorporated