Yamaha SP2060 User manual

SERVICE MANUAL
SPECIFICATIONS（総合仕様）..................................................................... 4
DIMENSIONS（寸法図）.............................................................................. 7
PANEL LAYOUT（パネルレイアウト）......................................................... 8
CIRCUIT BOARD LAYOUT（ユニットレイアウト）.................................... 9
DISASSEMBLY PROCEDURES（分解手順）............................................. 10
LSI PIN DESCRIPTION（LSI端子機能表）.................................................. 17
IC BLOCK DIAGRAM（ICブロック図）...................................................... 23
CIRCUIT BOARDS（シート基板図）........................................................... 26
TEST PROGRAM（テストプログラム）................................................ 36/45
INSPECTIONS（検査）.......................................................................... 54/57
UPDATING PROGRAM, BOOT, AND COMPONENT DATA
（プログラム、ブート、コンポーネントデータのアップデート）......... 60/64
INITIALIZING（初期化）........................................................................ 68/69
SYSTEM FLOW CHART（電源立ち上げシーケンス）.......................... 70/71
DISPLAY MESSAGES（ディスプレイメッセージ）............................. 72/74
OUTPUT LEVEL CHANGE METHOD（出力レベル変更方法）.................. 76
PARTS LIST
LEVEL DIAGRAM（レベルダイアグラム）
BLOCK DIAGRAM（ブロックダイアグラム）
WIRING DIAGRAM（基板結線図）
CIRCUIT DIAGRAM（回路図）
■CONTENTS（目次）
SP2060: 20060720-249900
PA 011826
HAMAMATSU, JAPAN
Copyright (c) Yamaha Corporation. All rights reserved. 06.06
このサービスマニュアルはエコパルプ
（ECF：無塩素系漂白パルプ）を使用しています。
This document is printed on chlorine free (ECF) paper.

SP2060
2
■WARNING
Components having special characteristics are marked and must be replaced with parts having specification equal to those originally
installed.
印の部品は、安全を維持するために重要な部品です。交換する場合は、安全のために必ず指定の部品をご使用ください。
IMPORTANT NOTICE
This manual has been provided for the use of authorized Yamaha Retailers and their service personnel. It has been assumed that basic service
procedures inherent to the industry, and more specifically Yamaha Products, are already known and understood by the users, and have
therefore not been restated.
WARNING: Failure to follow appropriate service and safety procedures when servicing this product may result in personal injury, destruc-
tion of expensive components and failure of the product to perform as specified. For these reasons, we advise all Yamaha
product owners that all service required should be performed by an authorized Yamaha Retailer or the appointed service
representative.
IMPORTANT: This presentation or sale of this manual to any individual or firm does not constitute authorization, certification, recognition of
any applicable technical capabilities, or establish a principal-agent relationship of any form.
The data provided is believed to be accurate and applicable to the unit(s) indicated on the cover. The research engineering, and service
departments of Yamaha are continually striving to improve Yamaha products. Modifications are, therefore, inevitable and changes in specifica-
tion are subject to change without notice or obligation to retrofit. Should any discrepancy appear to exist, please contact the distributor’s Service
Division.
WARNING: Static discharges can destroy expensive components. Discharge any static electricity your body may have accumulated by
grounding yourself to the ground bus in the unit (heavy gauge black wires connect to this bus).
IMPORTANT: Turn the unit OFF during disassembly and parts replacement. Recheck all work before you apply power to the unit.
WARNING: CHEMICAL CONTENT NOTICE!
The solder used in the production of this product contains LEAD. In addition, other electrical/electronic and/or plastic (Where applicable)
components may also contain traces of chemicals found by the California Health and Welfare Agency (and possibly other entities) to cause
cancer and/or birth defects or other reproductive harm.
DO NOT PLACE SOLDER, ELECTRICAL/ELECTRONIC OR PLASTIC COMPONENTS IN YOUR MOUTH FOR ANY REASON WHAT SO
EVER!
Avoid prolonged, unprotected contact between solder and your skin! When soldering, do not inhale solder fumes or expose eyes to solder/flux
vapor!
If you come in contact with solder or components located inside the enclosure of this product, wash your hands before handling food.
IMPORTANT NOTICE FOR THE UNITED KINGDOM
Connecting the Plug and Cord
WARNING: THIS APPARATUS MUST BE EARTHED
IMPORTANT. The wires in this mains lead are coloured in accordance with the following code:
GREEN-AND-YELLOW: EARTH
BLUE: NEUTRAL
BROWN: LIVE
As the colours of the wires in the mains lead of this apparatus may not correspond with the coloured markings identifying the terminals in your
plug, proceed as follows:
The wire which is coloured GREEN and YELLOW must be connected to the terminal in the plug which is marked by the letter E or by the safety
earth symbol or colored GREEN or colored GREEN and YELLOW.
The wire which is coloured BLUE must be connected to the terminal which is marked with the letter N or coloured BLACK.
The wire which is coloured BROWN must be connected to the terminal which is marked with the letter L or coloured RED.

SP2060
3
■SAVING DATA（データの保存）
When you exchange the CPU circuit board, the data stored in
the memory will be lost.
Before exchanging the CPU circuit board, save the data to an
external device (such as a computer) with the backup function
of the DME Designer (version 2.0 or later).
For more information on the saving operation, refer to the DME
Designer owner’s manual.
CPU基板を交換すると、メモリー内に保存されていた内容が失
われます。
基板交換の前に、DMEDesigner（バージョン2.0以上）のバック
アップ機能を使って、データをパソコンなどの外部機器に保存
してください。
操作方法の詳細は、DMEDesigner取扱説明書を参照してくだ
さい。
リチウム電池の取り扱い
＜注意＞
● リチウム電池を誤って交換すると爆発する危険があります。交換する場合は、サービスマニュアルで指定された部品を使用してく
ださい。
LITHIUM BATTERY HANDLING
This product uses a lithium battery for memory back-up.
WARNING : Lithium batteries are dangerous because they can be exploded by improper handling. Observe the following
precautions when handling or replacing lithium batteries.
• Leave lithium battery replacement to qualified service personnel.
• Always replace with batteries of the same type.
• When installing on the PC board by soldering, solder using the connection terminals provided on the battery cells.
• Never solder directly to the cells. Perform the soldering as quickly as possible.
• Never reverse the battery polarities when installing.
• Do not short the batteries.
• Do not attempt to recharge these batteries.
• Do not disasemble the batteries.
• Never heat batteries or throw them into fire.
ADVARSEL!
Lithiumbatteri—Eksplosionsfare ved fejlagtig håndtering. Udskiftning må kun ske med batteri af samme fabrikat og type. Levér
det brugte batteri tilbage til leverandoren.
VARNING
Explosionsfara vid felaktigt batteribyte. Använd samma batterityp eller an ekvivalent typ som rekommenderas av apparattillverkaren.
Kassera använt batteri enligt fabrikantens instruktion.
VAROITUS
Paristo voi räjähtää, jos se on virheellisesti asennettu. Vaihda paristo ainoastaan laitevalmistajan suosittelemaan tyyppiin. Hävitä
käytetty paristo valmistajan ohjeiden mukaisesti.
The following information complies with Dutch official Gazette 1995. 45; ESSENTIALS OF ORDER ON THE COLLECTION OF
BATTERIES.
• Please refer to the diassembly procedure for the removal of Back-up Battery.
• Leest u voor het verwijderen van de backup batterij deze beschrijving.

SP2060
4
■SPECIFICATIONS（総合仕様）
• General Specifications（一般仕様）
• Electrical Characteristics（電気的特性）
Output impedance of signal generator: 150 Ω
Frequency Response
Total Harmonic Distortion
Hum & Noise
* Total Harmonic Distortion is measured with a 18dB/octave filter @80kHz.
* Hum & Noise are measured with a 6dB/octave filter @12.7kHz; equivalent to a 20kHz filter with infinite dB/octave
attenuation.
Dynamic Range
* Dynamic range is measured with a 6dB/octave filter @12.7kHz; equivalent to a 20kHz filter with infinite dB/octave
attenuation.

SP2060
5
Crosstalk @1KHz
* Crosstalk is measured with a 18dB/octave filter @80kHz.
Fs=96kHz
LED Level Meters
* The LED turns on when the internal limiter is activated.
• Input/Output Characteristics（入出力特性）
Analog Input Characteristics
*1.XLR-3-31 type connectors with latches are balanced. (1=GND, 2=HOT, 3=COLD)
*2.In these specifications, 0 dBu is referenced to 0.775 Vrms.
*3.All AD converters are 24-bit linear, 64-times oversampling. (Fs=96kHz)
Analog Output Characteristics
*1.XLR-3-32 type connectors are balanced. (1=GND, 2=HOT, 3=COLD)
*2.In these specifications, 0 dBu is referenced to 0.775 Vrms.
*3.All DA converters are 24-bit linear, 128-times oversampling (Fs=48kHz) or 64-times oversampling (Fs=96kHz).
Digital Input Characteristics
*1.XLR-3-31 type connector with latch is balanced. (1=GND, 2=HOT, 3=COLD)
*2.Only Double Speed Format is supported at 96 kHz. Double Channel or Single Format is not supported.

SP2060
6
Control I/O Characteristics
• Connector Pin Assignment（コネクターピンアサイン）
[NETWORK] Connector (100Base-TX Ethernet, RJ-45)
［NETWORK］端子（100Base-TXEthernet、RJ-45コネクター）

SP2060
7
■DIMENSIONS（寸法図）
361 354
3(4)
144
440
480
Unit: mm
単位：mm

SP2060
8
■PANEL LAYOUT（パネルレイアウト）
1ディスプレイ
2［BACK/STORE］キー
3［▲INC/YES］/［▼DEC/NO］キー
4［NEXT/RECALL］キー
5［LEVEL］キー
6［DELAY］キー
7［EQ］キー
8［ROUTING］キー
9［X-OVER］キー
0［LIMITER］キー
A［SCENE］キー
B［UTILITY］キー
C［MUTE］キー
D［SEL］キー
Eメーター
F［POWERON/OFF］ボタン
Gアース用ネジ
H［ACIN］端子
I［NETWORK］端子
J［DIGITALINPUT］端子（AES/EBU）
K［OUTPUT］端子
L［INPUT］端子
123456
OUTPUT
DIGITAL
INPUT
AES/EBU
I J K L
G H
•Rear Panel（リアパネル）
•Front Panel（フロントパネル）
1Display
2[BACK/STORE] Key
3[▲INC/YES]/[▼DEC/NO] Keys
4[NEXT/RECALL] Key
5[LEVEL] Key
6[DELAY] Key
7[EQ] Key
8[ROUTING] Key
9[X-OVER] Key
0[LIMITER] Key
A[SCENE] Key
B[UTILITY] Key
C[MUTE] Key
D[SEL] Keys
EMeters
F[POWER ON/OFF] Key
GGround Screw
H[AC IN] Connector
I[NETWORK] Connector
J[DIGITAL INPUT] Connector (AES/EBU)
K[OUTPUT] Connectors
L[INPUT] Connectors
STOR E RECALL
YES
NO
654321BA
D
E F
C
2 4 5 6 731
8A9B0

SP2060
9
■CIRCUIT BOARD LAYOUT（ユニットレイアウト）
LCD MODULE
PN
DC
CPUDSP
ANA ENT
POWER SUPPLY
UNIT
PS

SP2060
10
■DISASSEMBLY PROCEDURES（分解手順）
1. Rack Angle (Time required: About 1 min.)
1-1. Remove the three (3) screws marked [1050]. The rack
angle L can then be removed. (Fig. 1)
1-2. Remove the three (3) screws marked [1020]. The rack
angle R can then be removed. (Fig. 1)
2. Top Cover (Time required : About 2 min.)
2-1. Remove the rack angle L and R. (See procedure 1)
2-2. Remove the five (5) screws marked [990] and four (4)
screws marked [980]. The top cover can then be re-
moved.
1. ラックアングル（所要時間：約1分）
1-1. ［1050］のネジ3本を外し、ラックアングルLを外しま
す。（図1）
1-2. ［1020］のネジ3本を外し、ラックアングルRを外しま
す。（図1）
2. トップカバー（所要時間：約2分）
2-1. ラックアングルL、Rを外します。（1項参照）
2-2. ［990］のネジ5本、［980］のネジ4本を外し、トップカ
バーを外します。（図1）
[980]: Special Flat Head Screw-S 3x6 MFZN2B3 (WF054700) Sタイト
[990]: Bind Head Tapping Screw-S 3x6 MFZN2B3 (WE877800) Sタイト+BIND
[1020]: Bind Head Tapping Screw-B 4x8 MFZN2B3 (WE986200) Bタイト+BIND
[1050]: Bind Head Tapping Screw-B 4x8 MFZN2B3 (WE986200) Bタイト+BIND
[990]
[990]
[1050]
[980]
[990]
[1020]
Top cover
（トップカバー）
Rack angle L
（ラックアングルL）
Rack angle R
（ラックアングルR）
(Fig. 1)
（図1）

SP2060
11
3. Front Panel (Time required: About 3 min.)
3-1. Remove the rack angle L and R. (See procedure 1)
3-2. Remove the top cover. (See procedure 2)
3-4. Remove the screw marked [940] and three (3) screws
marked [950].
The front panel can then be removed. (Fig. 2)
3. フロントパネル（所要時間：約3分）
3-1. ラックアングルL、Rを外します。（1項参照）
3-2. トップカバーを外します。（2項参照）
3-3. ［940］のネジ1本と［950］のネジ3本を外し、フロントパ
ネルを外します。（図2）
[940]: Special Flat Head Screw-S 3x6 MFZN2B3 (WF054700) Sタイト
[950]: Bind Head Tapping Screw-S 3x6 MFZN2B3 (WE877800) Sタイト+BIND
[940] Front panel
（フロントパネル）
Bottom viewTop view
[950]
(Fig. 2)
（図2）

SP2060
12
4. ANA Circuit Board
(Time required: About 5 minutes.)
4-1. Remove the rack angle L and R. (See procedure 1)
4-2. Remove the top cover. (See procedure 2)
4-3. Remove the six (6) screws marked [240], twelve (12)
screws marked [250] and four (4) screws marked [260].
The ANA circuit board can then be removed. (Fig. 3, 4)
5. ENT Circuit Board
(Time required : About 4 minutes.)
5-1. Remove the rack angle L and R. (See procedure 1)
5-2. Remove the top cover. (See procedure 2)
5-3. Remove the two (2) screws marked [500] and two (2)
screws marked [510]. The ENT circuit board can then
be removed. (Fig. 3, 4)
6. Power Supply Unit and Dividing Board
(Time required : About 5 min.)
6-1. Remove the rack angle L and R. (See procedure 1)
6-2. Remove the top cover. (See procedure 2)
6-3. Remove the two (2) screws marked [760] and two (2)
screws marked [790].
The power supply unit and dividing board can then be
removed. (Fig. 4)
7. AC Inlet Assembly
(Time required : About 3 min.)
7-1. Remove the rack angle L and R. (See procedure 1)
7-2. Remove the top cover. (See procedure 2)
7-3. Remove the two (2) screws marked [140] and screw
marked [150]. The AC inlet assembly can then be re-
moved. (Fig. 3, 4)
8. DC Circuit Board
(Time required : About 4 minutes.)
8-1. Remove the rack angle L and R. (See procedure 1)
8-2. Remove the top cover. (See procedure 2)
8-3. Remove the three (3) screws marked [100]. The DC cir-
cuit board can then be removed. (Fig. 4)
4. ANAシート（所要時間：約5分）
4-1. ラックアングルL、Rを外します。（1項参照）
4-2. トップカバーを外します。（2項参照）
4-3. ［240］のネジ6本、［250］のネジ12本、［260］のネジ4本を
外し、ANAシートを外します。（図3、4）
5. ENTシート（所要時間：約4分）
5-1. ラックアングルL、Rを外します。（1項参照）
5-2. トップカバーを外します。（2項参照）
5-3. ［500］のネジ2本、［510］のネジ2本を外し、ENTシート
を外します。（図3、4）
6. 電源ユニット、仕切り板R
（所要時間：約5分）
6-1. ラックアングルL、Rを外します。（1項参照）
6-2. トップカバーを外します。（2項参照）
6-3. ［760］のネジ2本と［790］のネジ2本を外し、電源ユニッ
ト、および仕切り板Rを外します。（図4）
7. ACインレットAssy（所要時間：約3分）
7-1. ラックアングルL、Rを外します。（1項参照）
7-2. トップカバーを外します。（2項参照）
7-3. ［140］のネジ2本、［150］のネジ1本を外し、ACインレッ
トAssyを外します。（図3、4）
8. DCシート（所要時間：約4分）
8-1. ラックアングルL、Rを外します。（1項参照）
8-2. トップカバーを外します。（2項参照）
8-3. ［100］のネジ3本を外し、DCシートを外します。（図4）

SP2060
13
[260]
[790]
[100]
AC inlet assembly
（ACインレットAss'y）
Power supply unit
（電源ユニット）
Power supply unit
（電源ユニット）
Dividing board
（仕切板R）
Dividing board
（仕切板R）
[760] [150]
[760] [790]
DC
ANA ENT
[510]
[100]: Bind Head Tapping Screw-S 3x6 MFZN2B3 (WE877800) Sタイト+BIND
[150]: Bind Head Tapping Screw-S 4x8 MFZN2B3 (WE994800) Sタイト+BIND
[260]: Bind Head Tapping Screw-S 3x6 MFZN2B3 (WE877800) Sタイト+BIND
[510]: Bind Head Tapping Screw-S 3x6 MFZN2B3 (WE877800) Sタイト+BIND
[760]: Bind Head Tapping Screw-S 3x6 MFZN2W3 (WH673900) Sタイト+BIND
[790]: Bind Head Tapping Screw-S 3x6 MFZN2W3 (WH673900) Sタイト+BIND
Rear view [140] [500] [240][250]
[250] [240]
[240]
[140]: Bind Head Tapping Screw-B 3x8 MFZN2B3 (WE774400) Bタイト+BIND
[240]: Bind Head Tapping Screw-B 3x8 MFZN2B3 (WE774400) Bタイト+BIND
[250]: Bind Head Tapping Screw-B 3x8 MFZN2B3 (WE774400) Bタイト+BIND
[500]: Bind Head Tapping Screw-S 3x6 MFZN2B3 (WE877800) Sタイト+BIND
(Fig. 4)
（図4）
(Fig. 3)
（図3）

SP2060
14
9. CPU Circuit Board
(Time required : About 4 minutes.)
9-1. Remove the rack angle L and R. (See procedure 1)
9-2. Remove the top cover. (See procedure 2)
9-3. Remove the four (4) screws marked [70]. The CPU cir-
cuit board can then be removed. (Fig. 5)
10. Replacing the Lithium Battery
(Time required : About 3 min.)
10-1. Remove the rack angle L and R. (See procedure 1)
10-2. Remove the top cover. (See procedure 2)
10-3. You can replace the lithium battery from the CPU circuit
board. (Fig. 5)
* The lithium battery is not part of the CPU circuit board.
When you replace the CPU circuit board, you should
remove the lithium battery from the CPU board on
the main unit, and install it in the holder on the new
CPU circuit board.
* Save the important data to an external device (such
as a computer) with the backup function of the DME
Designer (version 2.0 or later) in advance.
For more information on the operation, refer to the
DME Designer owner’s manual.
11. DSP Circuit Board
(Time required : About 5 minutes.)
11-1. Remove the rack angle L and R. (See procedure 1)
11-2. Remove the top cover. (See procedure 2)
11-3. Remove the CPU Circuit Board. (See procedure 9)
11-4. Remove the two (2) screws marked [30] and four (4)
hexagonal spacers marked [40].
The DSP circuit board can then be removed. (Fig. 5)
9. CPUシート（所要時間：約4分）
9-1. ラックアングルL、Rを外します。（1項参照）
9-2. トップカバーを外します。（2項参照）
9-3. ［70］のネジ4本を外し、CPUシートを外します。（図5）
10. リチウム電池の交換（所要時間：約3分）
10-1. ラックアングルL、Rを外します。（1項参照）
10-2. トップカバーを外します。（2項参照）
10-3. CPUシート上よりリチウム電池を交換することができ
ます。（図5）
＊ リチウム電池は、CPUシートの構成部品ではありま
せん。
CPUシートを交換する際には、本体のCPUシートか
らリチウム電池を取り外して、新しいCPUシートに
取り付けてください。
＊ 重要なデータは、あらかじめDMEDesigner（バー
ジョン2.0以上）のバックアップ機能でパソコンなど
の外部機器に保存してください。
その操作方法の詳細は、DMEDesigner取扱説明書
を参照してください。
11. DSPシート（所要時間：約5分）
11-1. ラックアングルL、Rを外します。（1項参照）
11-2. トップカバーを外します。（2項参照）
11-3. CPUシートを外します。（9項参照）
11-4. ［30］のネジ2本、［40］の六角スペーサー4本を外し、
DSPシートを外します。（図5）

SP2060
15
[30]: Bind Head Tapping Screw-S 3x6 MFZN2B3 (WE877800) Sタイト+BIND
[40]: Hexagonal Spacer L=13 (WG501800) 六角スペーサーM3
[70]: Bind Head Tapping Screw-S 3x6 MFZN2B3 (WE877800) Sタイト+BIND
●Lithium Battery（リチウム電池）
CPUDSP
Battery VN103500
VN103600(Battery holder for VN103500)
Notice for back-up battery removal
Push the battery as shown in figure,
then the battery will pop up.
Druk de batterij naar beneden zoals
aangeven in de tekening, de batterij
springt dan naar voren.
Battery
Battery holder
[40]
[40]
DSP
[70][30]
[70][30]
(Fig. 5)
（図5）

SP2060
16
[190]: Bind Head Tapping Screw-S 3x6 MFZN2B3 (WE877800) Sタイト+BIND
[570]: Bind Head Tapping Screw-S 3x6 MFZN2B3 (WE877800) Sタイト+BIND
[640]: Bind Head Tapping Screw-B 2.6x8 MFZN2B3 (WE961700) Bタイト+BIND
[570] [190]
[640] [190]
LCD Module
（液晶ディスプレイ）
Meter Assembly
（メーターAss'y）
Button PSW
（ボタンPSW）
PS
12. LCD Module
(Time required : About 4 minutes.)
12-1. Remove the rack angle L and R. (See procedure 1)
12-2. Remove the top cover. (See procedure 2)
12-3. Remove the front panel. (See procedure 3)
12-4. Remove the two (2) screws marked [640]. The LCD
module can then be removed. (Fig. 6)
13. Meter Assembly
(Time required : About 4 minutes.)
13-1. Remove the rack angle L and R. (See procedure 1)
13-2. Remove the top cover. (See procedure 2)
13-3. Remove the front panel. (See procedure 3)
13-4. Remove the screw marked [570]. The meter assembly
can then be removed. (Fig. 6)
14. PS Circuit Board
(Time required : About 4 minutes.)
14-1. Remove the rack angle L and R. (See procedure 1)
14-2. Remove the top cover. (See procedure 2)
14-3. Remove the front panel. (See procedure 3)
14-4. Remove the button PSW. (Fig. 6)
14-5. Remove the two (2) screws marked [190]. The PS cir-
cuit board can then be removed. (Fig. 6)
12. 液晶ディスプレイ（所要時間：約4分）
12-1. ラックアングルL、Rを外します。（1項参照）
12-2. トップカバーを外します。（2項参照）
12-3. フロントパネルを外します。（3項参照）
12-4. ［640］のネジ2本を外し、液晶ディスプレイを外しま
す。（図6）
13. メーターAssy（所要時間：約4分）
13-1. ラックアングルL、Rを外します。（1項参照）
13-2. トップカバーを外します。（2項参照）
13-3. フロントパネルを外します。（3項参照）
13-4. ［570］のネジを外し、メーターAssyを外します。（図6）
14. PSシート（所要時間：約4分）
14-1. ラックアングルL、Rを外します。（1項参照）
14-2. トップカバーを外します。（2項参照）
14-3. フロントパネルを外します。（3項参照）
14-4. ボタンPSWを外します。（図6）
14-5. ［190］のネジ2本を外し、PSシートを外します。（図6）
(Fig. 6)
（図6）

SP2060
17
■LSI PIN DESCRIPTION（LSI端子機能表）
CONTENTS（目次）
•AK4393-VF-E2 (XW029A00) DAC (Digital to Analog Converter) ......... 17
•AK5385BVF-E2 (X5364B00) ADC (Analog to Digital Converter) ......... 17
•HD6417727F160CV (X2890B00) CPU (Microprocessor 32 bit) ............ 18
•YSS919B-HZ (XZ693B00) DSP7 (Digital Signal Processor) ................. 20
•KSZ872ISL (X5621A00) PHYceiver ........................................................ 22
•LC4032V-75TN48C (X7109A00)
CPLD (Complex Programmable Logic Device) .................................. 22
Pin
no. Name I/O Function Pin no. Name I/O Function
1
2
3
4
5
6
7
8
9
10
11
12
13
14
DVSS
DVDD
MCLK
PD
BICK
SDATA
LRCK
SMUTE
CS
DFS
DEM0
CCLK
DEM1
CDTI
DIF0
DIF1
DIF2
-
-
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
Digital Ground Pin
Digital Power Supply Pin, 3.3V or 5.0V
Master Clock Input Pin
Power-Down Mode Pin
When at “L”,the Ak4393 is in power-down mode and
is held in reset.
The AK4393 should always be reset upon power-
up.
Audio Serial Data Clock Pin
The clock of 64fs or more than is recommended to
be input on this pin.
Audio Serial Data Input Pin
2’s complement MSB-first data is input on this pin.
L/R Clock Pin
Soft Mute Pin
When this pin goes “H”, soft mute cycle is initiated.
When returning “L”,the output mute releases.
Chip Select Pin in serial mode
Doubla speed sampling mode Pin (Internal pull-down
pin)
“L”: Normal Speed, “H”: Double Speed
De-emphasis Enable pin
Control Data Clock Pin in serial mode
De-emphasis Enable pin
Control Data Input Pin in serial mode
Digital Input Format Pin
15
16
17
18
19
20
21
22
23
24
25
26
27
28
BVSS
VREFL
VREFH
AVDD
AVSS
AOUTR-
AOUTR+
AOUTL-
AOUTL+
VCOM
P/S
CKS0
CKS1
CKS2
I
I
-
-
O
O
O
O
O
O
I
I
I
I
Substrate Ground Pin, 0V
Low Level Voltage Reference Input Pin
High Level Voltage Reference Input Pin
Analog Power Supply Pin, 5V
Analog Ground Pin, 0V
Rch Negative analog output Pin
Rch Positive analog output Pin
Lch Negative analog output Pin
Lch Positive analog output Pin
Common Voltage Output Pin, 2.6V
Parallel/Serial Select Pin (Internal pull-up pin)
“L”: Serial control mode, “H”: Parallel control mode
Master Clock Select Pin
•AK4393-VF-E2 (XW029A00) DAC (Digital to Analog Converter) ANA: IC101, 201, 301
Pin
no. Name I/O Function Pin no. Name I/O Function
1
2
3
4
5
6
7
8
9
10
11
12
13
14
VREFL
AVSS
VCOM
LIN+
LIN-
CKS0
DVDD
DVSS
OVF
PDN
DIF
M/S
LRCK
BICK
I
-
O
I
I
I
-
-
O
I
I
I
I/O
I/O
Lch voltage reference input
Analog ground
Common voltage output
Lch analog positive input
Lch analog negative input
Master clock select 0
Digital power supply
Digital ground
Analog input overflow detect
Power down mode
Audio interface format
Master / Slave mode
Output channel clock
Audio serial data clock
15
16
17
18
19
20
21
22
23
24
25
26
27
28
SDTO
CKS1
MCLK
DFS0
HPFE
DFS1
BVSS
AVSS
AVDD
RIN-
RIN+
TEST
AVSS
VREFR
O
I
I
I
I
I
-
-
-
I
I
I
-
I
•AK5385BVF-E2 (X5364B00) ADC (Analog to Digital Converter) ANA: IC501






Audio serial date output
Master clock select
Master clock input
Sampling speed select 0
High pass filter enable
Sampling speed select 1
Substrate ground
Analog ground
Analog power supply
Rch analog negative input
Rch analog positive input
Test pin
Analog ground
Rch voltage reference input

SP2060
18
Pin
no. Name I/O Function Pin no. Name I/O Function
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
Vcc-RTC
XTAL2
EXTAL2
Vss-RTC
MD1
MD2
NMI
IRQ0/IRL0_/PTH[0]
IRQ1/IRL1_/PTH[1]
IRQ2/IRL2_/PTH[2]
IRQ3/IRL3_/PTH[3]
IRQ4/PTH[4]
VEPWC
VCPWC
MD5
/BREQ
/BACK
VssQ
CKIO2
VccQ
D31/PTB[7]
D30/PTB[6]
D29/PTB[5]
D28/PTB[4]
D27/PTB[3]
D26/PTB[2]
D25/PTB[1]
D24/PTB[0]
VssQ
D23/PTA[7]
VccQ
D22/PTA[6]
D21/PTA[5]
D20/PTA[4]
Vss
D19/PTA[3]
Vcc
D18/PTA[2]
D17/PTA[1]
D16/PTA[0]
D15
VssQ
D14
VccQ
D13
D12
D11
D10
D9
D8
D7
D6
VssQ
D5
VccQ
D4
D3
D2
D1
D0
A0
A1
A2
VssQ
A3
-
-
-
-
-
-
-
I
I
I
I
I
O
-
-
-
-
-
-
-
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
-
I/O
-
I/O
I/O
I/O
-
I/O
-
I/O
I/O
I/O
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
Power supply for RTC (1.9V)
Not in use (XTAL for internal RTC)
Power supply for RTC (0V)
Clock mode setting
Not in use (Non-maskable interrupt request)
External interrupt request
VEE control pin for LCD panel
VCC control pin for LCD panel
Big endian setting
Not in use (bus request)
Bus acknowledge
VssQ
System clock output
VccQ
Data bus
VssQ
Data bus
VccQ
Data bus
Vss
Data bus
Vcc
Data bus
VssQ
Data bus
VccQ
Data bus
VssQ
Data bus
VccQ
Data bus
Address bus
VssQ
Address bus
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
VccQ
A4
A5
A6
A7
A8
A9
A10
A11
VssQ
A12
VccQ
A13
A14
A15
A16
A17
A18
A19
A20
VssQ
A21
VccQ
A22
A23
Vss
A24
Vcc
A25
BS_/PTK[4]
RD_
WE0_/DQMLL
WE1_/DQMLU/WE
WE2_/DQMUL/ICIORD_/PTK[6]
VssQ
WE3_/DQMUU/ICIOWR_/PTK{7}
VccQ
RD/WR_
PTE[7]/PCC0RDY/AUDSYNC_
/CS0
/CS2
/CS3
/CS4/PTK[2]
/CS5/CE1A_/PTK[3}
/CS6/CE1B_
CE2A_/PTE[4]
CE2B_/PTE[5]
AFE_HC1/USB1d_DPLS/PTK[0]
AFE_RLYCNT_/USB1d_DMNS/PTK[1]
VssQ
AFE_SCLK/USB1d_TXDPLS
VccQ
PTM[7]/PTINT[7]/AFE_FS/USB1d_RCV
PTM[6]/PTINT[6]/AFE_RXIN/USB1d_SPEED
PTM[5]/PTINT[5]/AFE_TXOUT/USB1d_TXSE0
PTM[4]/PINT[4]/AFE_RDET_/USB1d_TXDMNS
Reserved/USB1d_SUSPEND
USB1_ovr_crnt/USBF_VBUS
USB2_ovr_crnt_
RTS2_/USB1d_TXENL
PTE[2]/USB1_pwr_en
PTE[1]/USB2_pwr_en
CKE/PTK[5]
/RAS3/PTJ[0]
Reserved/PTJ[1]
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
O
-
O
O
O
-
O
-
O
O
-
-
-
O
O
O
O
O
O
O
-
I
-
I
I
I
I
O
I
-
O
O
O
O
O
O
VccQ
Address bus
VssQ
Address bus
VccQ
Address bus
VssQ
Address bus
VccQ
Address bus
Vss
Address bus
Vcc
Address bus
Not connected (bus cycle start signal)
Read strobe
Write 0 signal
Write 1 signal
Write 2 signal
VssQ
Write 3 signal
VccQ
Read/Write
I/O
Chip Select 0
Chip Select 2
Chip Select 3
Chip Select 4
Chip Select 5
Chip Select 6
Output port (SWP50 Reset)
Output port (PLG Board Reset)
SPD DATA
SPD CL
VssQ
Not in use (USB1 D+ transmission)
VccQ
Not in use
USB function VBUS
USB2_HOST2 over current detection
Not in use
USB1 voltage control
USB2 voltage control
Enable (SDRAM)
RAS for SDRAM
Not in use
•HD6417727F160CV (X2890B00) CPU (Microprocessor 32 bit) CPU: IC002




































































SP2060
19
Pin
no. Name I/O Function Pin no. Name I/O Function
CPU: IC002
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
Reserved//CAS/PTJ[2]
VssQ
Reserved/PTJ[3]
VccQ
Reserved/PTJ[4]
Reserved/PTJ[5]
Vss
PTD[5]/CL1
Vcc
PTD[7]/DON
PTE[6]/M_DISP
PTE[3]/FLM
PTE[0]/TDO
PCC0RESET/DRACK0
PCC0DRV_/DACK0_
/WAIT
/RESETM
/ADTRG/PTH[5]
/IOIS16/PTG[7]
/ASEMD0
PTG[5]/ASEBRKAK_
PTG[4]
PCC0BVD2/PTG[3]/AUDATA[3]
PCC0BVD1/PTG[2]/AUDATA[2]
Vss
PCC0CD2/PTG[1]/AUDATA[1]
Vcc
PCC0CD1/PTG[0]/AUDATA[0]
VssQ
PTF[7]/PINT[15]/TRST_
VccQ
PTF[6]/PINT[14]/TMS
PTF[5]/PINT[13]/TDI
PTF[4]/PINT[12]/TCK
PTF[3]/PINT[11]/Reserved
PCCREG_/PTF[2]/Reserved
PCC0VS1_/PTF[1]/Reserved
PCC0VS2_/PTF[0]/Reserved
MD0
Vcc-PLL1
CAP1
Vss-PLL1
Vss-PLL2
CAP2
Vcc-PLL2
PCC0WAIT_/PTH[6]/AUDCK
Vss
Vcc
XTAL
EXTAL
LCD15/PTM[3]/PINT[10]
LCD14/PTM[2]/PINT[9]
LCD13/PTM[1]/PINT[8]
LCD12/PTM[0]
STATUS0/PTJ[6]
STATUS1/PTJ[7]
CL2/PTH[7]
VssQ
CKIO
VccQ
TxD0/SCPT[0]
SCK0/SCPT[1]
TxD_SIO/SCPT[2]
SIOMCLK/SCPT[3]
TxD2/SCPT[4]
SCK_SIO/SCPT[5]
SIOFSYNC/SCPT[6]
RxD0/SCPT[0]
RxD_SIO/SCPT[2]
Vss
RxD2/SCPT[4]
Vcc
SCPT[7]/CTS2_/IRQ5
LCD11/PTC[7]/PINT[3]
LCD10/PTC[6]/PINT[2]
LCD9/PTC[5]/PINT[1]
VssQ
LCD8/PTC[4]/PINT[0]
VccQ
LCD7/PTD[3]
LCD6/PTD[2]
LCD5/PTC[3]
LCD4/PTC[2]
LCD3/PTC[1]
LCD2/PTC[0]
LCD1/PTD[1]
LCD0/PTD[0]
DREQ0_/PTD[4]
LCK/UCLK/PTD[6]
/RESETP
CA
MD3
MD4
/Scan_testen
Avcc_USB
USB1_P
USB1_M
Avss_USB
USB2_P
USB2_M
Avcc_USB
Avss
AN[2]/PTL[2]
AN[3]/PTL[3]
AN[4]/PTL[4]
AN[5]/PTL[5]
Avcc
AN[6]/PTL[6]/DA[1]
AN[7]/PTL[7]/DA[0]
Avss
CAS for SDRAM
VssQ
Output port (DAC Reset)
VccQ
Output port (SIO Reset)
Output port (DAC Mute)
Vss
LCD line clock
Vcc
LCD DISPLAY ON
LCD alternater
LCD frame line marker
JTAG (test data output)
DMA request acceptance
DMA acknowledge
Hardware wait request
Manual reset request
Analog A/D trigger
Not in use
Vss
Not in use
Vcc
Not in use
VssQ
Not in use
VccQ
Not in use
Clock mode setting
Power supply for Vcc_PLL1 - PLL1(1.9V)
External capacitance for CAP1 _ PLL1
Power supply for Vss_PLL1 _ PLL1(0V)
Power supply for Vss_PLL2 _ PLL2 (0V)
External capacitance for CAP2 _ PLL2
Power supply for Vcc_PLL2 _ PLL2 (1.9V)
Not in use
Vss
Vcc
Clock oscillator
External clock
Not in use
Input port (Flash ROM RY/BY)
Output port (Flash ROM write protect)
Output port (Flash ROM ACC)
LCD clock output
VssQ
System clock input/output (for SDRAM)
VccQ
Output port for SCI
Not in use
Output port for SCI
Not in use
Receiving data 0
Not in use
Vss
Receiving data 2
Vcc
Not in use
Output port (PLG CLOCK ON/OFF)
Not in use
VssQ
Not in use
VccQ
LCD DATA7
LCD DATA6
LCD DATA5
LCD DATA4
LCD DATA3
LCD DATA2
LCD DATA1
LCD DATA0
DMA request
USB clock
Power on reset request
Hardware standby request
Bus width setting for area0
Test pin (fixed to 3.3V)
USB analog power supply (3.3V)
USB1 data input/output (+)
USB1 data input/output (-)
USB analog power supply (0V)
USB2 data input/output (+)
USB2 data input/output (-)
USB analog power supply (3.3V)
A/D analog power supply (0V)
AD converter input
A/D analog power supply (3.3V)
AD converter input
DA converter output (LCD contrast)
A/D analog power supply (0V)
O
-
O
-
O
O
-
O
-
O
O
O
O
O
O
-
-
I
I
-
I
I
I
-
I
-
I
-
I
-
I
I
I
I
I
I
I
-
-
-
-
-
-
-
I
-
-
-
-
I
I
I
I
O
O
O
-
-
-
O
O
O
O
O
O
O
I
I
-
I
-
I
O
O
O
-
O
-
O
O
O
O
O
O
O
O
I
I
-
-
-
-
-
-
I/O
I/O
-
I/O
I/O
-
-
I
I
I
I
-
I
O
-


































SP2060
20
Pin
no. Name I/O Function Pin no. Name I/O Function
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
PLLEN
/TEST
AVss
CPO
AVdd
Vss
Vdd
/IC
/MUTE
/SSYNC
MCKS
XI
BTYP
/CS
/WR
/RD
CA7
CA6
CA5
CA4
CA3
CA2
Vss
Vdd
CD31/CA1
CD30
CD29
CD28
CD27
CD26
CD25
CD24
Vdd
Vss
CD23
CD22
CD21
CD20
CD19
CD18
CD17
CD16
Vss
Vdd
CD15
CD14
CD13
CD12
CD11
CD10
CD09
CD08
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
PLL enable input (0: PLL unuse, 1: PLL use)
Test mode setting (0: TEST, 1: Normal)
Analog ground
PLL filter
Power supply (2.5 V)
Ground
Power supply (3.3 V)
Initial clear
I Mute control (0: SIO mute, 1: SIO normal in-out)
Serial I/O Sync. signal input
Serial I/O master clock input (128 x Fs)
System master clock input (60 MHz or 15 MHz)
Data bus type select (0: 16 bits, 1: 32 bits)
Chip select
Write enable input
Read enable input
CPU address bus
Ground
Power supply (3.3 V)
CPU data bus / CPU address bus
CPU data bus
Power supply (2.5 V)
Ground
CPU data bus
Ground
Power supply (3.3 V)
CPU data bus
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
Vss
CD07
CD06
CD05
CD04
CD03
CD02
CD01
CD00
N.C.
Vdd
Vss
Vdd
SIO00
SIO01
SIO02
SIO03
SIO04
SIO05
SIO06
SIO07
Vss
SIO08
SIO09
SIO10
SIO11
SIO12
SIO13
SIO14
SIO15
Vss
Vdd
SIO16
SIO17
SIO18
SIO19
SIO20
SIO21
SIO22
SIO23
Vdd
Vss
SIO24
SIO25
SIO26
SIO27
SIO28
SIO29
SIO30
SIO31
Vss
Vdd
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
Ground
CPU data bus
No connect
Power supply (2.5 V)
Ground
Power supply (3.3 V)
Serial data bus
Ground
Serial data bus
Ground
Power supply (3.3 V)
Serial data bus
Power supply (2.5 V)
Ground
Serial data bus
Ground
Power supply (3.3 V)
•YSS919B-HZ (XZ693B00) DSP7 (Digital Signal Processor) DSP: IC153
















































































