Table 3.1 Configuration Registers................................................................................................ 18
Standard (Default) Mode Memory Map...............................................................................................19
Enhanced Mode Memory Map.............................................................................................................19
Table 3.2: Standard Mode Memory Map .................................................................................... 20
Table 3.3: Registers in Standard and Enhanced Mode Memory Map ......................................... 20
Table 3.4: Enhanced Mode Bank 0 Memory Map ....................................................................... 21
Table 3.5: Enhanced Mode Bank 1 Memory Map ....................................................................... 21
Table 3.6: Enhanced Mode Bank 2 Memory Map ....................................................................... 22
Interrupt Enable Status Register (Read/Write) - (BAR0 + 0x0000 0000) ...............................................23
Table 3.7 Interrupt Register....................................................................................................... 23
Module Location In System Register (Read Only) - (BAR0 + 0x0000 0004)............................................24
Table 3.8 Location Register........................................................................................................ 24
Port Registers (Standard Mode Ports 0-3, Read Only) ..........................................................................24
Enhanced Mode Select Register (Standard Mode Ports 7, Read/Write) ...............................................24
Port Registers (Enhanced Mode Bank 0, Ports 0-3, Read Only) ............................................................24
Bank Select Register 0 (Enhanced Mode Bank 0, Ports 7, Read/Write) ................................................24
Table 3.10 Enhanced Mode Register (Port 7).............................................................................. 25
Table 3.11 Enhanced Mode Bank Select ..................................................................................... 25
Event Sense Status & Clear Registers For IN00-IN31 (Enhanced Mode Bank 1, Ports 0-3, Read/Write) 25
Table 3.12 Port 0 Event Sense/Status Register (Ports 1-3 and Similar)....................................... 26
Event Interrupt Status Register for Ports 0-3 (Enhanced Mode Bank 1, Port 6, Read Only) ..................26
Table 3.13 Event Interrupt Status Register for Ports 0-3............................................................. 26
Event Polarity Control Register For Ports 0-3 (Enhanced Mode Bank 1, Ports 6, Write Only) ...............26
Table 3.14 Standard Mode Events Register (Port 7) ................................................................... 27
Bank Select Register (Enhanced Mode Bank 1, Port 7, Write Only) ......................................................27
Table 3.15 Bank Select Register (Write) ...................................................................................... 27
Bank Select Status Register 1 (Enhanced Mode Bank 1, Port 7, Read Only)..........................................27
Table 3.16 Bank Select Register (Read) ....................................................................................... 28
Debounce Control Register (Enhanced Mode Bank 2, Port 0, Read/Write) ..........................................28
Table 3.17 Debounce Control Register ...................................................................................... 28
Debounce Duration Register 0 (Enhanced Mode Bank 2, Port 1, Read/Write) .....................................28
Table 3.18 Debounce Duration Register 0:.................................................................................. 29
Debounce Reset Select Register (Enhanced Mode Bank 2, Port 3, Write Only) ....................................29
Bank Select (Write) & Status (Read) Register 2 (Enhanced Mode Bank 2, Ports 7, Read and Write) .....29
Table 3.19 Bank Select (Write) & Status (Read) Register ............................................................ 30
Software Reset Register (Read/Write, Base + 44H) ..............................................................................30
XADC Status/Control Register (Read/Write) - (BAR0 + 48H).................................................................30
XADC Address Register (Write Only) - (BAR0 + 4CH).............................................................................31
Table 3.20: System Monitor Register Map .................................................................................. 31
Table 3.21 FPGA Voltage and Temperature Range ..................................................................... 31
Firmware Revision Register (Read Only) - (BAR0 + 0x0000 0200) .........................................................31
The Effect of Reset ...............................................................................................................................31
Basic Input Operation ..........................................................................................................................32
Enhanced Operating Mode ..................................................................................................................32
Event Sensing.......................................................................................................................................33