Analog Devices ADMV4530IQ-EVALZ User manual

ADMV4530IQ-EVALZ/ADMV4530IF-EVALZ
Evaluation Board User Guide
UG-1759
One Technology Way •P.O. Box 9106 •Norwood, MA 02062-9106, U.S.A. •Tel: [phone] •Fax: [phone] •www.analog.com
Evaluating the ADMV4530 Dual-Mode, Ka Band Upconverter With Integrated
Fractional-N PLL and VCO
PLEASE SEE THE LAST PAGE FOR AN IMPORTANT
WARNING AND LEGAL TERMS AND CONDITIONS. Rev. A | Page 1 of 21
FEATURES
Fully featured evaluation board for the ADMV4530
On-board system demonstration platform (SDP-S) connector
for SPI
5 V operation through LDO
ACE software interface for SPI control
EQUIPMENT NEEDED
5 V dc power supply
Baseband signal generator(s)
Spectrum analyzer
USB cable
SDP-S controller board
DOCUMENTS NEEDED
ADMV4530 data sheet
SOFTWARE NEEDED
ACE software
GENERAL DESCRIPTION
The ADMV4530IQ-EVALZ and the ADMV4530IF-EVALZ are
the two evaluation boards available for the ADMV4530 that
work in inphase/quadrature (I/Q) mode and intermediate
frequency (IF) mode, respectively. Both boards incorporate the
ADMV4530 Ka band upconverter with low dropout (LDO)
regulators and an interface to the EVAL-SDP-CS1Z (SDP-S)
controller board to allow the simple and efficient evaluation of
the ADMV4530. The on-board LDO regulators allow the
ADMV4530 to be powered on by a single supply.
The ADMV4530 is a highly integrated upconverter with an
I/Q mixer that is ideally suited for next generation Ka band
satellite communications. The chip can be programmed using a
4-wire serial port interface (SPI). The SDP-S controller allows the
user to interface with the ADMV4530 SPI through the Analog
Devices, Inc., Analysis, Control Evaluation (ACE) software.
EVALUATION BOARD PHOTOGRAPHS
23154-001
Figure 1. ADMV4530IQ-EVALZ
23154-002
Figure 2. ADMV4530IF-EVALZ
For full details on the ADMV4530, see the ADMV4530 data
sheet, which must be consulted in conjunction with this user
guide when using the ADMV4530IQ-EVALZ and the
ADMV4530IF-EVALZ.

UG-1759 ADMV4530IQ-EVALZ/ADMV4530IF-EVALZ Evaluation Board User Guide
Rev. A | Page 2 of 21
TABLE OF CONTENTS
Features.............................................................................................. 1
Equipment Needed........................................................................... 1
Documents Needed.......................................................................... 1
Software Needed............................................................................... 1
General Description ......................................................................... 1
Evaluation Board Photographs....................................................... 1
Revision History ............................................................................... 2
Evaluation Board Hardware ........................................................... 3
Evaluation Board Software.............................................................. 5
Installing the ACE Software, ADMV4530 Plug-Ins, and
Drivers ........................................................................................... 5
Plug-In Overview ......................................................................... 6
Plug-In Details.............................................................................. 7
Performing Evaluation .................................................................. 10
ADMV4530IQ-EVALZ OR ADMV4530IF-EVALZ Quick
Start .............................................................................................. 10
Signal Generator Settings.......................................................... 10
RF Gain Control......................................................................... 11
IF Gain Control .......................................................................... 11
Automated Chip Reset .............................................................. 11
Manual Chip Reset..................................................................... 11
Loss of Board Communication ................................................ 11
Regulator Bypass ........................................................................ 11
Evaluation Board Schematics and Artwork................................ 12
ADMV4530IQ-EVALZ............................................................. 12
ADMV4530IF-EVALZ.............................................................. 16
Ordering Information.................................................................... 20
Bill of Materials .......................................................................... 20
REVISION HISTORY
3/2020—Rev. 0 to Rev. A
Change to User Guide Title ............................................................ 1
3/2020—Revision 0: Initial Version

ADMV4530IQ-EVALZ/ADMV4530IF-EVALZ Evaluation Board User Guide UG-1759
Rev. A | Page 3 of 21
EVALUATION BOARD HARDWARE
Both the ADMV4530IQ-EVALZ and the ADMV4530IF-EVALZ
evaluation boards have on-board ADMV4530 chips. Figure 3
and Figure 4 show lab bench setups for both boards.
For each setup, connect the SDP-S board to the on-board, 120-pin
connector and then to the PC through the mini USB connector.
A 5 V dc power supply must be connected to the 5V and GND1
test points. Alternatively, the power supply can be connected to
the VSUPPLY Subminiature Version A (SMA) port.
Two signal generators must be connected to the
ADMV4530IQ-EVALZ or the ADMV4530IF-EVALZ
evaluation board. One signal generator provides the reference
input signal, and the other signal generator provides either the
IF input or the I/Q inputs. The IF input is a single-ended
configuration, whereas the I/Q inputs are a differential
configuration.
To observe the output signal from the ADMV4530IQ-EVALZ
or the ADMV4530IF-EVALZ board, connect a spectrum analyzer
(or similar instrument) to the RF output (RFOUT) port.
SIGNAL GENERATOR
REFERENCE INPUTRF OUTPUT
IQ INPUTS
BASEBAND
SIGNAL GENERATOR
SPECTRUM
A
N
A
LY Z ER
23154-003
Figure 3. ADMV4530IQ-EVALZ Lab Bench Setup for I/Q Mode

UG-1759 ADMV4530IQ-EVALZ/ADMV4530IF-EVALZ Evaluation Board User Guide
Rev. A | Page 4 of 21
SIGNAL GENERATOR
REFERENCE INPUTRF OUTPUT
IF INPUT
IF SIGN
A
L GENERATOR
SPECTRUM AN
A
LY Z E
R
23154-004
Figure 4. ADMV4530IF-EVALZ Lab Bench Setup for IF Mode

ADMV4530IQ-EVALZ/ADMV4530IF-EVALZ Evaluation Board User Guide UG-1759
Rev. A | Page 5 of 21
EVALUATION BOARD SOFTWARE
INSTALLING THE ACE SOFTWARE, ADMV4530
PLUG-INS, AND DRIVERS
The ADMV4530IQ-EVALZ and the ADMV4530IF-EVALZ use
the Analog Devices Analysis|Control|Evaluation (ACE)
software. For instructions on how to install and use the ACE
software, go to www.analog.com/ACE.
If the ACE software is already installed on the PC, ensure that
the installed software is the latest version, as shown on the
www.analog.com/ACE page. If the previously installed software
is not the latest version, take the following steps to install the
updated ACE software:
1. Uninstall the current version of the ACE software on the PC.
2. Delete the ACE folder found in C:\ProgramData\Analog
Devices.
3. Install the latest version of the ACE software. During
installation, ensure that the .Net 40 Client, SDP Drivers,
the LRF Drivers installations are checked off as well (see
Figure 5).
23154-005
Figure 5. Required Driver Installations with the ACE Software
Once the installation finishes, the ADMV4530 evaluation board
plug-in appears when the ACE software is open (see Figure 6).
Note that both the ADMV4530IQ-EVALZ and the ADMV4530IF-
EVALZ evaluation boards use the same ACE plug-in, which
displays on the main ACE screen as the ADMV4530 Board.
23154-006
Figure 6. ADMV4530 Board Plug-In Window after Opening the
ACE Software

UG-1759 ADMV4530IQ-EVALZ/ADMV4530IF-EVALZ Evaluation Board User Guide
Rev. A | Page 6 of 21
PLUG-IN OVERVIEW
When either the ADMV4530IQ-EVALZ or the ADMV4530IQ-
EVALZ is connected to the PC, the ADMV4530 Board appears
in the Attached Hardware section. Double-clicking on the
plug-in opens two tabs, the board level plug-in and the chip level
plug-in, which are the ADMV4530 Board (see Figure 7) and the
ADMV4530 (see Figure 8), respectively.
The ADMV4530 plug-in has the following functions and
features:
 Device initialization
 Mode selection
 Block power downs
 Phase-locked loop (PLL) synthesizer settings
 Mixer settings
 Temperature sensor readback
 VCO core and band readback
Note that the ACE software provides a simple tutorial for
testing the ADMV4530. For a more customized and detailed
implementation, refer to ADMV4530 data sheet for a full
description of each block, register, and the corresponding
settings.
23154-007
Figure 7. ADMV4530 Board Plug-In View
23154-008
Figure 8. ADMV4530 Chip Block Diagram

ADMV4530IQ-EVALZ/ADMV4530IF-EVALZ Evaluation Board User Guide UG-1759
Rev. A | Page 7 of 21
PLUG-IN DETAILS
The full screen ADMV4530 user interface with labels is shown
in Figure 9. The labels correspond to items listed in Table 1,
which describes the functionality of each block. For additional
detailed programming, refer to the ADMV4530 data sheet.
23154-009
Figure 9. ADMV4530 Block Diagram with Labels
Table 1. ADMV4530 Block Diagram Label Functions (See Figure 9)
Label Function
A Use the Initial Configuration to initialize the ADMV4530IQ-EVALZ or the ADMV4530IQ-EVALZ evaluation board. Set the
following under the Initial Settings section:
Mixer Mode Selection: select IF, I/Q, or user defined mode.
Requested LO Frequency: enter the requested local oscillator (LO) frequency.
Reference Frequency Input: enter the reference input frequency.
Reference Doubler: use the dropdown menu to disable or enable the reference doubler.
R Word: enter the R word value.
Reference Divide-by-2: use the dropdown menu to disable or enable the reference divide by 2.
CP Current: use the dropdown menu to select the charge pump (CP) current.
Summary: click this button to review the settings for the initial setup.
Apply: click this button to apply the initial settings. The settings are reflected in the right sections. Note that clicking Apply
Changes (Label K1) does not update the changes in this section.

UG-1759 ADMV4530IQ-EVALZ/ADMV4530IF-EVALZ Evaluation Board User Guide
Rev. A | Page 8 of 21
Label Function
B Use the Frequency & N Parameters section to change settings for the LO frequency after applying the initial settings in the
Initial Configuration (Label A) section. This section includes the following:
Requested LO Frequency and VCO Frequency: enter values in these two text boxes to trigger the INT, FRAC1, FRAC2, and
MOD2 calculations.
INT, FRAC1, FRAC2, and MOD2: calculations based on the requested LO or VCO frequency. Changing these values directly
changes the actual LO and VCO frequency accordingly but does not change the requested LO and VCO frequency text boxes.
PFD Frequency: calculation based on the Reference Path (Label C) section.
Actual LO Frequency and VCO Frequency: the actual LO frequency and the actual VCO frequency are calculated from the PFD
frequency, INT, FRAC1, FRAC2, MOD1, and MOD2 parameters shown on the right side of the equation (see Figure 9).
Delta LO Frequency and VCO Frequency: the delta is computed from the difference between the requested and actual
frequencies, which is useful for detecting if there is any residual frequency error due to limitations caused by synthesizer resolution.
Lock Detect Readback: click the check button next to this option to check whether the PLL is locked.
Integer and Fractional indication light: indicates if the chip is in integer or fractional mode.
C Use the Reference Path section to change the reference parameters and PFD frequency after applying the initial settings in the
Initial Configuration (Label A) section. This section includes the following:
PFD Frequency: the calculated PFD frequency based on the equation on right (see Figure 9).
REF Frequency: enter the reference input frequency.
Doubler: click this button to enable or disable the doubler.
R Word: scroll up and down to change the R word values, ranging from 1 to 32.
Div-by-2: click this button to enable or disable the reference divide by 2 function.
D Click the Read button in the Core & Band section to read back the chip core and band values.
E Click the Read button in the Temp ADC section to read back the chip temperature sensor values.
F Iand Q: scroll up and down to adjust the I and Q phase value in the LO Phase section.
G Use the Power Downs section to configure the different blocks power conditions in the chip. This section includes the following:
RF BIAS PD, PLL PD, and VCO PD: scroll up and down to power up or power down these blocks in the chip.
PD pin: scroll up and down to select normal operation or to power down the chip.
RESET_N Pin: scroll up and down to select normal operation or to reset the power-on state.
H Use the Mode Selection section to select the mixer mode and configure the automatic gain control (AGC).
I Use the Baseband Settings section to configure the dc settings for both IF and I/Q mode and the mixer common-mode
settings. This section includes the following:
DC Offset Target: scroll up and down to set the target dc offset. Changing the values result in changes in DC Offset I and DC
Offset Q values accordingly.
DC Offset I, DC Offset Q: bidirectional calculation associated with DC Offset Target. Scroll up and down to change these
values. The DC Offset Target changes accordingly.
MIXER_VCM: scroll up and down to change the mixer common-mode voltage. The hexadecimal value is shown to the right.
IQ Mode: scroll up and down to change the I/Q mode common-mode voltage (VCM).
Calc Error light: this light illuminates if there is a calculation error when MIXER_VCM is changed to a value outside of the
nominal equations. Refer to the ADMV4530 data sheet and Register 0x103 for more details.
J The Other PLL Settings section consists of the following:
ΣΔ PD: click the dropdown menu to power down or power up the Σ-Δ function. For integer mode, power ΣΔ PD down. For
fractional mode, power ΣΔ PD up.
Aux ΣΔ: click the dropdown menu to enable or disable this function.
AUTOCAL: click the dropdown menu to enable or disable the auto calibration function.
Prescaler: click the dropdown menu to select the prescaler.
PD Polarity: click the dropdown menu to select the PD polarity.
CP Current: click the dropdown menu to select the charge pump current.
CP Bleed: click the dropdown menu to enable or disable the charge pump bleed.
MUXOUT: click the dropdown menu to configure the MUXOUT signal, which can output to the SDO pin.

ADMV4530IQ-EVALZ/ADMV4530IF-EVALZ Evaluation Board User Guide UG-1759
Rev. A | Page 9 of 21
Label Function
Lock Detect: click the dropdown menu to change the counting cycles for lock detect.
Loss of Lock: click the dropdown menu to enable or disable the loss of lock function.
VCO_BAND_DIV, SYTNTH_LOCK_TIMEOUT, TIMEOUT, and VCO_ALC_TIMEOUT: use these text boxes to configure the
parameters.
K1 All changes, except within the Initial Configuration section, do not take effect until the Apply Changes button is clicked. If Auto
Apply is highlighted in the ADMV4530 Board tab, the Apply Changes feature continuously runs every few seconds, and the
Apply Changes button does not need to be clicked to apply or read back the block diagram settings.
K2 To read back all of the SPI registers of the device, click Read All.
K3 Click Reset Chip to reset the device.
K4 Click Diff to show registers that are different on the device.
K5 Click Software Defaults to restore the software defaults to the device, and then click Apply Changes.
K6 Click Memory Map Side-By-Side to enable the side by side memory map view.
L Click Proceed to Memory Map to open the ADMV4530 memory map (see Figure 10)
23154-010
Figure 10. ADMV4530 Memory Map in the ACE Software

UG-1759 ADMV4530IQ-EVALZ/ADMV4530IF-EVALZ Evaluation Board User Guide
Rev. A | Page 10 of 21
PERFORMING EVALUATION
ADMV4530IQ-EVALZ OR ADMV4530IF-EVALZ
QUICK START
To set up the ADMV4530IQ-EVALZ or the ADMV4530IF-
EVALZ evaluation board, take the following steps:
1. Connect the SDP-S to the 120-pin connector on the
ADMV4530IQ-EVALZ or the ADMV4530IF-EVALZ
evaluation board.
2. Connect a USB cable to the PC and then to the SDP-S.
3. Connect a 5 V dc power supply to the 5V and GND1 test
points. Alternatively, the power supply can be connected
to the VSUPPLY SMA port. The power supply current
limit must be set to 800 mA.
4. Connect the reference input signal generator to the
REF_IN port on the ADMV4530IQ-EVALZ or the
ADMV4530IF-EVALZ evaluation board. Ensure that the
board is set to the desired reference input frequency and
power level.
5. Depending on which board is being evaluated, connect the
signal generator for either IF input or I/Q inputs.
6. Connect a spectrum analyzer (or similar instrument) to
the RFOUT port.
7. Open the ACE software. The ADMV4530 Board appears
in the Attached Hardware section. Double-click on the
plug-in to see the chip plug-in ADMV4530 on screen.
8. Use the Initial Configuration in the ACE software to
initialize the chip. Be sure to select the correct mixer mode
of operation, either IF or I/Q mode. Additionally, set the
desired PLL configuration settings, and then click Apply in
the Initial Configuration section (see Figure 11).
SIGNAL GENERATOR SETTINGS
When evaluating the ADMV4530IQ-EVALZ, a good starting
point for configuring the signal generator inputs is as follows:
 Reference input frequency = 200 MHz
 Reference input power = 8 dBm
 I/Q input frequency = 25 MHz
 I/Q common mode voltage = 0.5 V
 In-phase (negative) IN input power = −16 dBm
 In-phase (positive) IP input power = −16 dBm
 Quadrature (positive) QP input power = −16 dBm
 Quadrature (negative) QP input power = −16 dBm
When evaluating the ADMV4530IF-EVALZ, a good starting
point for configuring the signal generator inputs is as follows:
 Reference input frequency = 200 MHz
 Reference input power = 8 dBm
 IF input frequency = 2.5 GHz
 IF input power = −40 dBm
23154-011
Figure 11. ADMV4530 Initial Configuration Section