Caen V895 Series User manual

Technical
Information
Manual
19 March 2009
Revision n. 3
MOD. V895 series
16 CHANNEL
LEADING EDGE
DISCRIMINATORS
NPO:
00101/97:V895x.MUTx/03

CAEN will repair or replace any product within the guarantee period if the Guarantor declares
that the product is defective due to workmanship or materials and has not been caused by
mishandling, negligence on behalf of the User, accident or any abnormal conditions or
operations.
CAEN declines all responsibility for damages or
injuries caused by an improper use of the Modules due
to negligence on behalf of the User. It is strongly
recommended to read thoroughly the CAEN User's
Manual before any kind of operation.
CAEN reserves the right to change partially or entirely the contents of this Manual at any time
and without giving any notice.
Disposal of the Product
The product must never be dumped in the Municipal Waste. Please check your local
regulations for disposal of electronics products.

Document type: Title: Revision date: Revision:
User's Manual (MUT) Mod. V895 16 Channel Leading Edge Discriminator 19/03/2009 3
NPO: Filename: Number of pages: Page:
00101/97:V895x.MUTx/03 v895_rev3.doc 25 3
TABLE OF CONTENTS
1. GENERAL DESCRIPTION ..................................................................................................................5
1.1. FUNCTIONAL DESCRIPTION.......................................................................................................................5
1.2. BLOCK DIAGRAM......................................................................................................................................7
1.3. TECHNICAL SPECIFICATION TABLE ...........................................................................................................8
2. TECHNICAL SPECIFICATIONS......................................................................................................10
2.1. PACKAGING............................................................................................................................................10
2.2. POWER REQUIREMENTS ..........................................................................................................................10
2.3. FRONT PANEL.........................................................................................................................................11
2.4. EXTERNAL CONNECTORS........................................................................................................................12
2.4.1. INPUT connectors.........................................................................................................................12
2.4.2. OUTPUT connectors.....................................................................................................................12
2.5. OTHER COMPONENTS .............................................................................................................................13
2.5.1. Displays.........................................................................................................................................13
2.5.2. Switches.........................................................................................................................................13
2.5.3. Jumpers .........................................................................................................................................13
2.6. CHARACTERISTIC OF THE SIGNALS .........................................................................................................16
3. VME INTERFACE...............................................................................................................................17
3.1. ADDRESSING CAPABILITY.......................................................................................................................17
3.2. DISCRIMINATOR THRESHOLDS................................................................................................................18
3.3. PATTERN OF INHIBIT...............................................................................................................................18
3.4. OUTPUT WIDTH CH.0÷7.........................................................................................................................18
3.5. OUTPUT WIDTH CH.8÷15.......................................................................................................................18
3.6. MAJORITY THRESHOLD ..........................................................................................................................18
3.7. TEST PULSE ............................................................................................................................................19
3.8. MODULE IDENTIFIER WORDS ..................................................................................................................19
4. OPERATING MODES.........................................................................................................................20
4.1. TEST,VETO AND OR SIGNALS................................................................................................................20
4.2. CHANNEL TEST.......................................................................................................................................20
4.3. THRESHOLD SETTING .............................................................................................................................21
4.4. OUTPUT PULSE WIDTH SETTING..............................................................................................................21
4.5. UPDATING AND NON-UPDATING MODE SETTING....................................................................................21
4.6. CURRENT SUM SIGNAL...........................................................................................................................23
4.7. MAJORITY SETTING ................................................................................................................................24

Document type: Title: Revision date: Revision:
User's Manual (MUT) Mod. V895 16 Channel Leading Edge Discriminator 19/03/09 3
NPO: Filename: Number of pages: Page:
00101/97:V895x.MUTx/03 v895_rev3.doc 25 4
LIST OF FIGURES
FIG.1.1: MODEL TYPE LABEL (EXAMPLE)................................................................................................................ 6
FIG.1.2: BLOCK DIAGRAM...................................................................................................................................... 7
FIG.2.1: MOD.V895 FRONT PANEL....................................................................................................................... 11
FIG.2.2: COMPONENTS LOCATION......................................................................................................................... 14
FIG.2.3: JUMPERS LOCATION................................................................................................................................. 15
FIG.2.4: VETO SIGNAL .......................................................................................................................................... 16
FIG.3.1: MODULE IDENTIFIER WORDS.................................................................................................................. 19
FIG.4.1: V895 UPDATING AND NON-UPDATING MODE ......................................................................................... 22
FIG.4.2: CURRENT SUM SIGNAL............................................................................................................................ 23
FIG.4.3: EXAMPLE OF THREE DAISY CHAINED V895 ............................................................................................. 25
LIST OF TABLES
TABLE 1.1:VERSIONS AVAILABLE FOR THE MODEL V895....................................................................................... 6
TABLE 1.2: TECHNICAL SPECIFICATION TABLE........................................................................................................ 8
TABLE 2.3: POWER REQUIREMENTS....................................................................................................................... 10
TABLE 3.1: ADDRESS MAP .................................................................................................................................... 17

Document type: Title: Revision date: Revision:
User's Manual (MUT) Mod. V895 16 Channel Leading Edge Discriminator 19/03/09 3
NPO: Filename: Number of pages: Page:
00101/97:V895x.MUTx/03 v895_rev3.doc 25 5
1. General description
1.1. Functional description
The CAEN Mod. V895 is a 16 CHANNEL LEADING EDGE DISCRIMINATOR housed in
a single width VME module. The module accepts 16 negative inputs (positive on request)
and produces 16 differential ECL outputs with a fan-out of two on two front panel header
connectors (a functional block diagram is shown in Fig. 1.2).
The pulse forming stage of the discriminator produces an output pulse whose width is
adjustable in a range from 5 ns to 40 ns via VME.
Each channel can work both in Updating and Non-Updating mode according to on-board
jumpers position.
The discriminator thresholds are individually settable in a range from -1 mV to -255 mV (1
mV step), via VME through an 8-bit DAC. The front panel houses also VETO and TEST
inputs.
A Current Sum output generates a current proportional to the input multiplicity, i. e. to the
number of channels over threshold, at a rate of -1.0 mA per hit ±20 %.
A "MAJORITY" output provides a NIM signal if the number of input channels over
threshold exceeds the MAJORITY programmed value.
Several V895 boards can be connected in a daisy chain via the Current Sum output: in
this case, by switching the majority logic to “External”, it’s possible to obtain a Majority
signal when the number of active channels in the chained modules exceeds a global
Majority level.
An "OR" output on a front panel connector provides a global OR of the output channels.
The relevant "OR" LED lights up if at least one of the unmasked channels is over
threshold. The module's operations are completely controlled via software for each
channel through the VME bus. The most important are:
-Setting of the discriminator thresholds (8 bit data) from -1 to -255 mV.
-Setting pattern of inhibit; each channel can be turned "ON" or "OFF" by using a mask
register.
-Setting output width in a range from 5 to 40 ns.
-Setting of the Majority threshold value.
-Common TEST.
Several versions are available, refer to Table 1.1 for details.

Document type: Title: Revision date: Revision:
User's Manual (MUT) Mod. V895 16 Channel Leading Edge Discriminator 19/03/09 3
NPO: Filename: Number of pages: Page:
00101/97:V895x.MUTx/03 v895_rev3.doc 25 6
Table 1.1:Versions available for the Model V895
Fig. 1.1: Model type label (example: V895 B)
1A label on the printed board soldering side indicates the module’s version (see Fig 1.1).
2The version with the PAUX connector requires the V430 backplane.
3Available exclusively on request
Version1Number of
channels PAUX connector2
V895316 yes
V895 B 16 no
TYPE
RIF N.
DATE MAY 5th 2002
WV895XBAAAAA

Document type: Title: Revision date: Revision:
User's Manual (MUT) Mod. V895 16 Channel Leading Edge Discriminator 19/03/09 3
NPO: Filename: Number of pages: Page:
00101/97:V895x.MUTx/03 v895_rev3.doc 25 7
1.2. Block diagram
Fig. 1.2: Block Diagram
DACs,TEST,
INHIBIT
WLOGIC
VME
INTERFACE
8 bit
DAC
ch.0
8 bit 8 bit 8 bit
ch.1 ch14 ch.15
........................
THRESHOLDS
.................discr.
INPUTS<0..15>
test
inhibit
ch.0 ch.1 ch.14 ch.15
TEST
VETO
OUTPUTS<0..15>A, B
OR LED
..................
discr. discr. discr.
ANDWIDTH
OR OUT
Σ
MAJ
8 bit
DAC
MAJ
DAC DAC DAC
VME
BUS

Document type: Title: Revision date: Revision:
User's Manual (MUT) Mod. V895 16 Channel Leading Edge Discriminator 19/03/09 3
NPO: Filename: Number of pages: Page:
00101/97:V895x.MUTx/03 v895_rev3.doc 25 8
1.3. Technical specification table
Table 1.2: Technical specification table
General
Packaging
6U-high, 1U-wide VME unit
Power requirements
Refer to § 2.2
Threshold range
-1 mV to -255 mV (-1 mV step)
Input Signals
Inputs Channels
16 inputs
negative polarity
DC coupling
Input Impedance
50 Ω
Reflections
<4% for input pulses of 2 ns rise time
Input Range
-5 mV ÷-5 V
Input Offset
±5 mV
Max input frequency
140 MHz (Updating mode)
80 MHz (Non Updating mode)
Double Pulse Resolution
7 ns (Updating mode)
12 ns (Non Updating mode)
Test Input
NIM logic signal
High impedance
Min. FWHM: 5 ns
Max. frequency: 60 MHz
Veto Input
NIM logic signal
High impedance
Min. FWHM: 15 ns

Document type: Title: Revision date: Revision:
User's Manual (MUT) Mod. V895 16 Channel Leading Edge Discriminator 19/03/09 3
NPO: Filename: Number of pages: Page:
00101/97:V895x.MUTx/03 v895_rev3.doc 25 9
Output Signals
Outputs
16 ECL outputs with a fan-out of two
Outputs Impedance
110 Ω
Output Width
5±1 ns to 40±5 ns FWHM
Output Rise/Fall Time
<3 ns
Input/Output Delay
15.5 ±1.5 ns
Crosstalk
<47 dB
Majority Output
NIM logic signal
50 Ωimpedance
Or Output
NIM logic signal
50 Ωimpedance
Max. frequency: 50 MHz
ΣOutput
-1 mA ±20% per hit
high impedance
Max. frequency: 25 MHz

Document type: Title: Revision date: Revision:
User's Manual (MUT) Mod. V895 16 Channel Leading Edge Discriminator 19/03/09 3
NPO: Filename: Number of pages: Page:
00101/97:V895x.MUTx/03 v895_rev3.doc 25 10
2. Technical Specifications
2.1. Packaging
The Models V895 and V895 B are housed in a 6U-high 1U-wide VME unit.
The Mod. V895 is provided with P1, P2 and PAUX connectors.
The Mod. V895 B is provided with P1, P2 connectors (NO PAUX).
2.2. Power requirements
The power requirements of the Mod. V895 and Mod. V895 B (NO PAUX) are as follows:
Table 2.3: Power requirements
Power supply V895 V895 B
+ 12 V 110 mA 110 mA
- 12 V 50 mA 50 mA
+ 5 V 700 m A 5.5 A
- 5 V 3.5 A -