DDC Total-AceXtreme MIL-STD-1553 Guide

Total-AceXtreme®
Ultra-Small, Ultra-Low Power
MIL-STD-1553 Single Package Solution
Data Sheet
© 2011 Data Device Corporation. All trademarks are the property of their respective owners.
Model: BU-67301B
For more information: www.ddc-web.com/BU-67301B
• Small, Fully Integrated 1553 Terminal with
Transformers Inside:
- 16 x 16 x 4.7 mm (0.63 x 0.63 x 0.185 in.)
- Protocol, RAM, Transceivers and Transformers in a
Single Package
- 324 Ball JEDEC Design Guide 4.5 Standard Size
Fine Pitch Ball Grid Array with 0.8 mm Ball Pitch
• Ultra Low Transceiver Power
• Comprehensive Built-in Self Test
• Versatile User Selectable High-Speed Backend for
PCI or CPU Interface
- Access Time as low as 12.5ns
- DMA Engine with 264MB/sec Burst Transfer Rate
• 1 Dual Redundant MIL-STD-1553 Channel
- BC or Multi-RT with Concurrent Bus Monitor
- Supports MIL-STD-1553 A/B and MIL-STD-1760
- 2 Mb (64K x 36) RAM
- Tx Inhibit Ball for MT Only Applications
- BC Disable Ball for RT Only Applications
- 48-bit/100ns Time Stamp
- IRIG-106 Chapter 10 MT Support
• Supports JTAG Boundary Scan
• IRIG-B Input
• 8 Digital Discrete I/O
• Hardware/Software Development Kit with PCI
Evaluation Board and Reference Design Artifacts
Features
World's smallest, ultra low power, fully integrated MIL-STD-1553 BGA package, complete with 1553 protocol,
2 Mb (64K x 36) RAM, transceivers, and isolation transformers inside a single package — saves board space and
simplifies 1553 design and layout. Available with development kit to ease integration.

DDC's Data Networking Solutions
MIL-STD-1553 | ARINC 429 | Fibre Channel
As the leading global supplier of data bus components, cards, and software solutions for the military, commercial,
and aerospace markets, DDC’s data bus networking solutions encompass the full range of data interface
protocols from MIL-STD-1553 and ARINC 429 to USB, and Fibre Channel, for applications utilizing a spectrum of
form-factors including PMC, PCI, Compact PCI, PC/104, ISA, and VME/VXI.
DDC has developed its line of high-speed Fibre Channel and Extended 1553 products to support the real-time
processing of field-critical data networking netween sensors, compute notes, data storage displays, and weapons
for air, sea, and ground military vehicles.
Whether employed in increased bandwidth, high-speed serial communications, or traditional avionics and ground
support applications, DDC's data solutions fufill the expanse of military requirements including reliability,
determinism, low CPU utilization, real-time performance, and ruggedness within harsh environments. Out use of
in-house intellectual property ensures superior mutli-generational support, independent of the life cycles of
commercial devices. Moreover, we maintain software compatibility between product generations to protect our
customers' investments in software development, system testing, and end-product qualification.
DDC provides an assortment of quality MIL-STD-1553 commercial, military, and COTS grade cards and
components to meet your data conversion and data interface needs. DDC supplies MIL-STD-1553 board level
products in a variety of form factors including AMC, USB, PCI, cPCI, PCI-104, PCMCIA, PMC, PC/104, PC/104-
Plus, VME/VXI, and ISAbus cards. Our 1553 data bus board solutions are integral elements of military, aerospace,
and industrial applications. Our extensive line of military and space grade components provide MIL-STD-1553
interface solutions for microprocessors, PCI buses, and simple systems. Our 1553 data bus solutions are
designed into a global network of aircraft, helicopter, and missle programs.
DDC also has a wide assortment of quality ARINC-429 commercial, military, and COTS grade cards and
components, which will meet your data conversion and data interface needs. DDC supplies ARINC-429 board
level products in a variety of form factors including AMC, USB, PCI, PMC, PCI-104, PC/104 Plus, and PCMCIA
boards. DDC's ARINC 429 components ensure the accurate and reliable transfer of flight-critical data. Our 429
interfaces support data bus development, validation, and the transfer of flight-critical data aboard commercial
aerospace platforms.
MIL-STD-1553
ARINC 429
DDC has developed its line of high-speed Fibre Channel network access controllers and switches to support the
real-time processing demands of field-critical data networking between sensors, computer nodes, data storage,
displays, and weapons, for air, sea, and ground military vehicles. Fibre Channel's architecture is optimized to
meet the performance,reliability, and demanding environmental requirements of embedded, real time, military
applications, and designed to endure the multi-decade life cycle demands of military/aerospace programs.
Fibre Channel

DATA DEVICE CORPORATION
Data Device Corporation DS-BU-67301B-G
www.ddc-web.com 1/14
i
ULTRA-SMALL, ULTRA-LOW POWER MIL-STD-1553
SINGLE PACKAGE SOLUTION
BU-67301B DATA SHEET
The information provided in this Data Sheet is believed to be accurate; however, no
responsibility is assumed by Data Device Corporation for its use, and no license or rights
are granted by implication or otherwise connection therewith.
Specifications are subject to change without notice.
Please visit our Web site at http://www.ddc-web.com/ for the latest information.
All rights reserved. No part of this Data Sheet may be reproduced or transmitted in any
form or by any mean, electronic, mechanical photocopying recording, or otherwise,
without the prior written permission of Data Device Corporation.
105 Wilbur Place
Bohemia, New York 11716-2426
Tel: [phone], Fax: [phone]
World Wide Web - http://www.ddc-web.com
For Technical Support -1-800-DDC-5757 ext. 7771
United Kingdom -Tel: [phone], Fax: [phone]
France -Tel: [phone], Fax: [phone]
Germany - Tel: [phone], Fax: [phone]
Japan -Tel: [phone], Fax: [phone]
Asia -Tel: [phone] © 2010 Data Device Corp.

RECORD OF CHANGE
Data Device Corporation DS-BU-67301B-G
www.ddc-web.com 1/14
ii
Revision Date Pages Description
Pre Rev A Sept., 2010 All Preliminary release
Rev. A Sept., 2011 All Initial Release
Rev. B Dec., 2011 6, 7, 9, 38, 113, 25-93, 95, 101-
115
Table 1: removed part numbers from Supply Voltage
section, changed Storage Temperature Max. from:
+150°C to: +125°C., added Ramp Rate specs, added
Junction Temperature (TJ)
Table 7: Changed Tah min from 2ns to 7ns.
Table 25: removed redundant B1 listing in NC section.
Section 6: changed heading to Host Interface.
Added Section 7: Power Inputs
Tables 15 - 22: Added Pullup/Pulldown column and
values
Rev. C Dec., 2011 10, 15, 96-97, 99,
100, 115
Table 1: Eliminated reference to “(Hottest Die)”.
Figure 5: Eliminated “MT 100 µs Timer (16-bit)” block.
Added Figure 56, Timing of CLK_IN, Logic_VDDIO,
PLL_+1.8V, and Core_+1.8V.
Figure 58: Made corrections
Figure 59: Made corrections
Table 22: Changed second column signal description
for nSINGEND(I).
Rev. D January, 2012
7, 36-39, 55-58,
89. 96-98, 104,
107-108, 110,
122, 125
Figure 2: Added nPOR and PLL_LOCKED
Figures 7-10 and Figures 19-22: Added nPOR,
supervisor circuit, and PLL_LOCKED, modifed use of
nMSTCLR
Figure 48: Added nPOR and PLL_LOCKED
Paragraph 7.2: updated power-up sequence, modified
Figure 56
Table 15: Added nPOR and PLL_LOCKED
Table 18: Modified RST#
Table 19: Modified nMSTCLR
Table 26: Added nPOR and PLL_LOCKED
Figure 61: Added nPOR and PLL_LOCKED
Rev. E Feb., 2012 98 Updated Figure 56
Rev. F June, 2012 7, 104, 105 Figure 2: Corrected CH. A 1553 Stub designation
Tables 15 – 17: Adjusted column widths
Rev. G January, 2014 11, 89 Updated Table 1 and Figure 48

TABLE OF CONTENTS
Data Device Corporation iii DS-BU-67301B-G
www.ddc-web.com 1/14
1PREFACE.............................................................................................................1
1.1 Text Usage..................................................................................................................1
1.2 Standard Definitions....................................................................................................1
1.3 Trademarks.................................................................................................................1
1.4 Technical Support .......................................................................................................2
2OVERVIEW ..........................................................................................................3
2.1Features......................................................................................................................3
2.2 Specifications..............................................................................................................8
2.3 Additional Support Documents..................................................................................12
2.4 Total-AceXtreme® Development Kit..........................................................................13
3MIL-STD-1553 MODES AND ARCHITECTURE................................................15
3.1 Bus Controller Mode..................................................................................................15
4GLOBAL FEATURES ........................................................................................22
4.1 Transceivers and Isolation Transformers...................................................................22
4.2 Time Tags.................................................................................................................22
4.3 Local Timer ...............................................................................................................22
4.4 DMA Controller..........................................................................................................23
5BUILT-IN TEST ..................................................................................................25
5.1 Total-AceXtreme® Self-Test......................................................................................25
5.2 JTAG Boundary Scan................................................................................................25
6HOST INTERFACE ............................................................................................27
6.1 Host Interface Configuration Options.........................................................................27
6.2 Parallel CPU Interface...............................................................................................27
6.3 Asynchronous Interface Mode...................................................................................35
6.4 Synchronous Host Processor Interface .....................................................................51
6.5 PCI Interface.............................................................................................................88
7POWER INPUTS................................................................................................97
7.1 Decoupling Capacitors..............................................................................................97
7.2 Power Sequencing....................................................................................................97
8MIL-STD-1553 TRANSCEIVER OPTIONS ......................................................100
8.1 Using the Internal Transceivers...............................................................................100
8.2 Using External Fiber Optic Transceivers .................................................................102
9THERMAL MANAGEMENT FOR TOTAL-ACEXTREME................................104
10 REGISTER AND MEMORY ADDRESSING.....................................................107
10.1 Memory Address Space..........................................................................................107
10.2 Register Address Space..........................................................................................107

TABLE OF CONTENTS
Data Device Corporation DS-BU-67301B-G
www.ddc-web.com 1/14
iv
11 TOTAL-ACEXTREME® SIGNALS...................................................................108
11.1 Signal Descriptions and Pinout by Functional Groups.............................................108
11.2 Host Interface Signals.............................................................................................110
11.3 Pinout Table............................................................................................................124
11.4 Total-AceXtreme® Pin Diagram ..............................................................................128
12 MECHANICAL OUTLINE.................................................................................129
13 ORDERING INFORMATION ............................................................................130

LIST OF FIGURES
Data Device Corporation v DS-BU-67301B-G
www.ddc-web.com 1/14
Figure 1. BU-67301B Total-AceXtreme® ..................................................................................6
Figure 2. Total-AceXtreme® Block Diagram..............................................................................7
Figure 3. Bus Controller Block Diagram - Remote Terminal Operation...................................16
Figure 4. Remote Terminal Block Diagram - Monitor Mode Operation....................................18
Figure 5. Monitor Block Diagram - Advanced Data Handler (ADH).........................................19
Figure 6. PCI DMA Block Diagram - Digital I/O .......................................................................23
Figure 7. 32-bit, Non-Multiplexed Address, Asynchronous Interface.......................................37
Figure 8. 32-bit, Multiplexed Address, Asynchronous Interface...............................................38
Figure 9. 16-bit, Non-Multiplexed Address, Asynchronous Interface.......................................39
Figure 10. 16-bit, Multiplexed Address, Asynchronous Interface.............................................40
Figure 11. Asynchronous Non-Multiplexed Address 32-bit Read Timing.................................43
Figure 12. Asynchronous Non-Multiplexed Address 32-bit Write Timing.................................44
Figure 13. Asynchronous Non-Multiplexed Address 16-bit Read Timing.................................45
Figure 14. Asynchronous Non-Multiplexed Address 16-bit Write Timing.................................46
Figure 15. Asynchronous Multiplexed Address 32-bit Read Timing ........................................47
Figure 16. Asynchronous Multiplexed Address 32-bit Write Timing.........................................48
Figure 17. Asynchronous Multiplexed Address 16-bit Read Timing ........................................49
Figure 18. Asynchronous Multiplexed Address 16-bit Write Timing.........................................50
Figure 19. 32-bit, Non-Multiplexed Address, Synchronous Interface.......................................56
Figure 20. 32-bit, Multiplexed Address, Synchronous Interface ..............................................57
Figure 21. 16-bit, Non-Multiplexed Address, Synchronous Interface.......................................58
Figure 22. 16-bit, Multiplexed Address, Synchronous Interface ..............................................59
Figure 23. Synchronous, Non-Multiplexed Address - 32-bit Single-Word Memory Read Timing
..........................................................................................................................................63
Figure 24. Synchronous, Non-Multiplexed Address - 32-bit Single-Word Register Read Timing
..........................................................................................................................................64
Figure 25. Synchronous, Non-Multiplexed Address - 32-bit Single-Word Write Timing...........65
Figure 26. Synchronous, Non-Multiplexed Address 16-bit - Single-Word Memory Read Timing
..........................................................................................................................................66
Figure 27. Synchronous, Non-Multiplexed Address 16-bit - Single-Word Register Read Timing
..........................................................................................................................................67
Figure 28. Synchronous, Non-Multiplexed Address - 16-bit Single-Word Memory Write Timing
..........................................................................................................................................68
Figure 29. Synchronous, Non-Multiplexed Address - 16-bit Single-Word Register Write Timing
..........................................................................................................................................69
Figure 30. Synchronous, Multiplexed Address 32-bit - Single-Word Memory Read Timing ....70
Figure 31. Synchronous, Multiplexed Address 32-bit - Single-Word Register Read Timing....71
Figure 32. Synchronous, Multiplexed Address 32-bit Single-Word Write Timing.....................72
Figure 33. Synchronous, Multiplexed Address 16-bit - Single-Word Memory Read Timing ....73
Figure 34. Synchronous, Multiplexed Address 16-bit Single-Word Register Read Timing......74
Figure 35. Synchronous, Multiplexed Address 16-bit Single-Word Memory Write Timing.......75
Figure 36. Synchronous, Multiplexed Address 16-bit Single-Word Register Write Timing ......76
Figure 37. Synchronous, Non-Multiplexed Address, 32-bit - Sequential Burst Memory Read
Transfer Timing .................................................................................................................77

LIST OF FIGURES
Data Device Corporation DS-BU-67301B-G
www.ddc-web.com 1/14
vi
Figure 38. Synchronous, Non-Multiplexed Address - 32-bit Sequential Burst Write Transfer
Timing................................................................................................................................78
Figure 39. Synchronous, Non-Multiplexed Address 32-bit - Random Burst Write Transfer
Timing................................................................................................................................79
Figure 40. Synchronous, Non-Multiplexed Address - 16-bit Sequential Burst Memory Read
Transfer Timing.................................................................................................................80
Figure 41. Synchronous, Non-Multiplexed Address - 16-bit Sequential Burst Write Transfer
Timing................................................................................................................................81
Figure 42. Synchronous, Non-Multiplexed Address - 16-bit Random Burst Write Transfer
Timing................................................................................................................................82
Figure 43. Synchronous, Multiplexed Address - 32-bit Sequential Burst Memory Read
Transfer Timing.................................................................................................................83
Figure 44. Synchronous, Multiplexed Address - 32-bit Sequential Burst Write Transfer Timing
..........................................................................................................................................84
Figure 45. Synchronous, Multiplexed Address - 16-bit Sequential Burst Memory Read
Transfer Timing.................................................................................................................85
Figure 46. Synchronous, Multiplexed Address - 16-bit Sequential Burst Write Transfer Timing
..........................................................................................................................................86
Figure 47. Timing for Assertion of CPU_nSTOP - Output During Synchronous Burst Write
Transfer.............................................................................................................................87
Figure 48. Interface Between Host PCI Bus and Total-AceXtreme® - PCI Signal List............90
Figure 49. PCI Parametric Timing ...........................................................................................93
Figure 50. PCI Slave Burst Write.............................................................................................93
Figure 51. PCI Slave Burst Read - PCI Initiator Timing...........................................................94
Figure 52. PCI DMA Start Delay..............................................................................................95
Figure 53. PCI DMA Burst Write..............................................................................................95
Figure 54. PCI DMA Burst Read..............................................................................................96
Figure 55. Recommended +1.8V_PLL Filter Network.............................................................97
Figure 56. Power-Up Initialization Sequence Timing...............................................................99
Figure 57. Total-AceXtreme® Internal Transceiver and Isolation Transformer Connection to
MIL-STD-1553 Bus..........................................................................................................100
Figure 58. Mandatory Connections for Integrated Transceivers Connection to External
Transceivers....................................................................................................................101
Figure 59. Total-AceXtreme Interface to External McAir Transceiver....................................102
Figure 60. Total-AceXtreme® Interface to Fiber Optic Transceivers.....................................103
Figure 61. Total-AceXtreme® Pin Diagram...........................................................................128
Figure 62. Total-AceXtreme® Mechanical Outline Drawing ..................................................129

LIST OF TABLES
Data Device Corporation vii DS-BU-67301B-G
www.ddc-web.com 1/14
Table 1. Total-AceXtreme® Series Specifications.....................................................................8
Table 2. Supported JTAG Functions .......................................................................................26
Table 3. Total-AceXtreme® Host Interface Configuration Options..........................................28
Table 4. Summary of the Operation of the nDATA_RDY Output Signal for Synchronous
Single-Word Memory and Register Accesses...................................................................33
Table 5. Asynchronous 16-bit Mode Configuration Options ....................................................36
Table 6. Asynchronous Transfers............................................................................................41
Table 7. Asynchronous Timing Information.............................................................................41
Table 8. Synchronous 16-bit Mode Configuration Options......................................................55
Table 9. Single-Word Synchronous Transfers.........................................................................60
Table 10. Synchronous Burst Transfers..................................................................................60
Table 11. Synchronous Timing Parameters.............................................................................61
Table 12. Total-AceXtreme® PCI Interface Characteristics.....................................................88
Table 13. PCI Bus Interface Signals........................................................................................91
Table 14. PCI Timing Information............................................................................................92
Table 15. Protocol Configuration...........................................................................................108
Table 16. JTAG Test .............................................................................................................109
Table 17. General Purpose Discrete I/O................................................................................109
Table 18. PCI Signals............................................................................................................110
Table 19. CPU Data Bus.......................................................................................................112
Table 20. RT Address Signals...............................................................................................117
Table 21. Miscellaneous Signals...........................................................................................117
Table 22. Additional Connections & Interface to External Transceiver..................................120
Table 23. MIL-STD-1553 Interface........................................................................................122
Table 24. Power and Ground Connections............................................................................122
Table 25. No User Connections.............................................................................................123
Table 26. Signal Pinout by Ball Location...............................................................................124

Data Device Corporation 1 DS-BU-67301B-G
www.ddc-web.com 1/14
1 PREFACE
This manual uses typographical conventions to assist the reader in understanding the
content. This section will define the text formatting used in the rest of the manual
1.1 Text Usage
•BOLD–indicates important information and table, figure, and chapter
references.
•BOLD ITALIC–designates DDC Part Numbers.
•Courier New–indicates code examples.
•<…> - indicates user-entered text or commands.
1.2 Standard Definitions
E2MA Extended Enhanced Mini-ACE®
EMACE Enhanced Mini-ACE®
BC MIL-STD-1553 Bus Controller
MT MIL-STD-1553 Monitor Terminal
RT MIL-STD-1553 Remote Terminal
Multi-RT MIL-STD-1553 Multiple Remote Terminals
ADH DDC Advanced Data Handler
Host Controller connected to the Host Interface
PCI Peripheral Component Interconnect
Rx Receive by RT
Tx Transmit by RT
Bcst Broadcast
MC Mode Code
BIT Built-In Test
PCB Printed Circuit Board
FGPI Flexible Generic Processor Interface
1.3 Trademarks
All trademarks are the property of their respective owners.