GOWIN RiscV AE350 SOC User manual

Gowin RiscV_AE350_SOC Quick Start
Manual
MUG1030-1.0E, 10/31/2023

Copyright © 2023 Guangdong Gowin Semiconductor Corporation. All Rights Reserved.
is a trademark of Guangdong Gowin Semiconductor Corporation and is
registered in China, the U.S. Patent and Trademark Office, and other countries. All other
words and logos identified as trademarks or service marks are the property of their
respective holders. No part of this document may be reproduced or transmitted in any form
or by any denotes, electronic, mechanical, photocopying, recording or otherwise, without
the prior written consent of GOWINSEMI.
Disclaimer
GOWINSEMI assumes no liability and provides no warranty (either expressed or implied)
and is not responsible for any damage incurred to your hardware, software, data, or
property resulting from usage of the materials or intellectual property except as outlined in
the GOWINSEMI Terms and Conditions of Sale. GOWINSEMI may make changes to this
document at any time without prior notice. Anyone relying on this documentation should
contact GOWINSEMI for the current documentation and errata.

Revision History
Date
Version
Description
10/31/2023
1.0E
Initial version published.

Contents
MUG1030-1.0E
i
Contents
Contents ...............................................................................................................i
List of Figures....................................................................................................iii
List of Tables.......................................................................................................v
1 About This Manual...........................................................................................1
1.1 Purpose .............................................................................................................................. 1
1.2 Terminology and Abbreviation ............................................................................................ 1
1.3 Support and Feedback .......................................................................................................2
2 Hardware Design .............................................................................................3
2.1 Hardware Target ................................................................................................................. 3
2.2 Software Version................................................................................................................. 3
2.3 Reference Design ............................................................................................................... 3
2.4 Related Documents ............................................................................................................3
2.5 Design Flow ........................................................................................................................3
2.6 Detailed Design ..................................................................................................................4
2.6.1 Create a Project...............................................................................................................4
2.6.2 IP Design ......................................................................................................................... 4
2.6.3 User Design ..................................................................................................................... 8
2.6.4 Constraints.....................................................................................................................10
2.6.5 Configuration ................................................................................................................. 11
2.6.6 Synthesis .......................................................................................................................13
2.6.7 Place & Route................................................................................................................13
2.6.8 Download.......................................................................................................................14
3 Software Design.............................................................................................16
3.1 Software Version............................................................................................................... 16
3.2 Reference Design ............................................................................................................. 16

Contents
MUG1030-1.0E
ii
3.3 Related Documents ..........................................................................................................16
3.4 Detailed Design ................................................................................................................16
3.4.1 Create a Software Project .............................................................................................16
3.4.2 Configure a Software Project.........................................................................................19
3.4.3 Target Configuration ......................................................................................................25
3.4.4 Build a Software Project ................................................................................................ 26
3.4.5 Download a Software Project ........................................................................................ 27
3.4.6 Debug a Software Project..............................................................................................28

List of Figures
MUG1030-1.0E
iii
List of Figures
Figure 2-1 RiscV_AE350_SOC IP Core ............................................................................................5
Figure 2-2 Instruction Memory Configuration .................................................................................... 6
Figure 2-3 Data Memory Configuration ............................................................................................. 6
Figure 2-4 GPIO Configuration .......................................................................................................... 7
Figure 2-5 UART2 Configuration .......................................................................................................8
Figure 2-6 RiscV_AE350_SOC IP Design .........................................................................................9
Figure 2-7 PLL_ADV IP Design ......................................................................................................... 10
Figure 2-8 Synthesis Configuration.................................................................................................... 12
Figure 2-9 Place & Route Configuration ............................................................................................ 12
Figure 2-10 Synthesize ......................................................................................................................13
Figure 2-11 Place & Route ................................................................................................................. 14
Figure 2-12 Download Configuration ................................................................................................. 15
Figure 3-1 Create Project… ...............................................................................................................17
Figure 3-2 C Project ........................................................................................................................... 18
Figure 3-3 Select Configurations .......................................................................................................18
Figure 3-4 Build Settings....................................................................................................................19
Figure 3-5 Select Andes C Compiler > Directories ............................................................................ 20
Figure 3-6 Select Andes C Compiler > Optimization ......................................................................... 21
Figure 3-7 Select Andes C Compiler > Debugging............................................................................ 21
Figure 3-8 Select Andes C Compiler > Miscellaneous ...................................................................... 22
Figure 3-9 Select LdSaG Tool > General...........................................................................................23
Figure 3-10 Select Andes C Linker > General ................................................................................... 24
Figure 3-11 Select Objcopy (object content copy) > General ............................................................ 25
Figure 3-12 Target Configuration ....................................................................................................... 26
Figure 3-13 Build a New Project ........................................................................................................ 26

List of Figures
MUG1030-1.0E
iv
Figure 3-14 Download Configuration ................................................................................................. 27
Figure 3-15 Build Mode Configuration ............................................................................................... 28
Figure 3-16 Create Debug Configuration...........................................................................................29
Figure 3-17 Select Debug Configurations > Startup .......................................................................... 29
Figure 3-18 Start Debugging..............................................................................................................30

List of Tables
MUG1030-1.0E
v
List of Tables
Table 1-1 Terminology and Abbreviations .......................................................................................... 1
Table 2-1 Physical Constraints for JTAG in Reference Design.......................................................... 10

1 About This Manual
1.1 Purpose
MUG1030-1.0E
1(30)
1About This Manual
1.1 Purpose
This manual describes how to quickly create, configure, download,
and debug hardware projects and software projects using Gowin
RiscV_AE350_SOC Hardware Reference Design and Software
Programming Reference Design as examples, and is designed to help
users quickly learn the software and hardware development methods of
Gowin RiscV_AE350_SOC, to save development time and improve
development efficiency.
1.2 Terminology and Abbreviation
Table 1-1 shows the abbreviations and terminology used in this
manual.
Table 1-1 Terminology and Abbreviations
Meaning
Meaning
GPIO
Gowin Programmable IO
IDE
Integrated Development Environment
MCU
Micro Controller Unit
RISC-V
Reduced Instruction Set Computer V
SaG
Scattering and Gathering
SOC
System on Chip
UART
Universal Synchronous and Asynchronous Receiver/Transmitter

1 About This Manual
1.3 Support and Feedback
MUG1030-1.0E
2(30)
1.3 Support and Feedback
Gowin Semiconductor provides customers with comprehensive
technical support. If you have any questions, comments, or suggestions,
please feel free to contact us directly using the information provided below.
Website: www.gowinsemi.com
E-mail: [email protected]