HARTMANN ELECTRONIC BUS908 Instructions for use

Hartmann Electronic GmbH Backplanes
Motorstraße 43 Aufbausysteme (MPS)
Tel.: [phone] Layoutservice
Fax: [phone]
[email protected]
www.hartmann-electronic.com
Geschäftsführer: Registergericht Stgt. HRB 7630 Deutsche Bank AG, Singen
Werner Fritz USt.-Id.-Nr. DE 147816208 BLZ 692 700 38 - Kto.-Nr. 050 1403 00
Dr. Günter Zahnenbenz Steuer-Nr. 9908300985 Swift-Code DEUTDE6F692
1
Hardware User Manual,
CPCI Rear Board - PCIeX1 to 8CPCI-Slot
BUS908

Hartmann Electronic GmbH Backplanes
Motorstraße 43 Aufbausysteme (MPS)
Tel.: [phone] Layoutservice
Fax: [phone]
[email protected]
www.hartmann-electronic.com
Geschäftsführer: Registergericht Stgt. HRB 7630 Deutsche Bank AG, Singen
Werner Fritz USt.-Id.-Nr. DE 147816208 BLZ 692 700 38 - Kto.-Nr. 050 1403 00
Dr. Günter Zahnenbenz Steuer-Nr. 9908300985 Swift-Code DEUTDE6F692
2
HUM Rev: Notification of Change Date (Revision) Author
R 1.0 -Ordering Information 24.12.2014 J. Brosowski
Impressum:
Hartmann Electronic GmbH
Motorstraße 43, D-70499 Stuttgart (Weilimdorf)
Telefon + 49 711 1 39 89-0
Telefax + 49 711 8 66 11 91
E-mail info @ hartmann-elektronik.de
Internet www.hartmann-electronic.com
Hartmann Elektronik is a longstanding partner of the
embedded industry and has a variety of different backplanes.
With our wide selection of backplanes and enclosure you can
build your perfect system platform
Copyright © 2014
All rights and technical modifications reserved

Hartmann Electronic GmbH Backplanes
Motorstraße 43 Aufbausysteme (MPS)
Tel.: [phone] Layoutservice
Fax: [phone]
[email protected]
www.hartmann-electronic.com
Geschäftsführer: Registergericht Stgt. HRB 7630 Deutsche Bank AG, Singen
Werner Fritz USt.-Id.-Nr. DE 147816208 BLZ 692 700 38 - Kto.-Nr. 050 1403 00
Dr. Günter Zahnenbenz Steuer-Nr. 9908300985 Swift-Code DEUTDE6F692
3
Table of Contents
1. Overview................................................................................................................................................................4
1.1 Block Diagram .................................................................................................................................................5
1.2 Specifications ..................................................................................................................................................6
2. Switch Settings ......................................................................................................................................................7
3. Initial Set-Up ........................................................................................................................................................11
3.1 Installing the board into a CPCI system........................................................................................................11
3.2 Installing a third party PCIe device at the PCIe X1 Downstream Port ..........................................................11
4. LED Description...................................................................................................................................................12
5. Pin Assignments ..................................................................................................................................................14
6. CE Compliance....................................................................................................................................................17
7. Ordering Information............................................................................................................................................18

Hartmann Electronic GmbH Backplanes
Motorstraße 43 Aufbausysteme (MPS)
Tel.: [phone] Layoutservice
Fax: [phone]
[email protected]
www.hartmann-electronic.com
Geschäftsführer: Registergericht Stgt. HRB 7630 Deutsche Bank AG, Singen
Werner Fritz USt.-Id.-Nr. DE 147816208 BLZ 692 700 38 - Kto.-Nr. 050 1403 00
Dr. Günter Zahnenbenz Steuer-Nr. 9908300985 Swift-Code DEUTDE6F692
4
1. Overview
This manual describes the CPCI Rear board - PCIeX1 to 8CPCI-Slot. This board enables the operation of a CPCI
System through a normal desktop PC. Therefore, a PCIe to PCIe Cable slot card (see picture below) can be
plugged into the desktop PC. The CPCI board can be linked through a PCIe X1 Cable with this adapter board
and therefore with the desktop PC.
Figure 1: PCIe to PCIe X1 Cable lot card
The CPCI board is designed as a CPCI System Slot board. It has to be plugged into the System Slot of a 3U, 32
bit CPCI Backplane. The number of supported slots at the backplane is limited to max. 8 slot. In accordance with
the CPCI specification1the following number of slots at the backplane are supported:
VI/O PCI - Clock
Frequency # Slots
+3.3V 66MHz ≤5 Slots
+3.3V 33MHz up to 8 Slots
+5V 33MHz up to 8 Slots
Table 1: number of supported slots at the backplane
The board is designed to support a 33MHz or 66MHz clock. The selection of the clock frequency is executed by
the backplane (“M66EN” Pin). Despite that the Add-In Card is PXI compliant.
With the PCIe X1 Cable Downstream port, it is possible to cascade several CPCI Boards to operate several CPCI
Systems.
There are no additional software-drivers required to operate this board.
1PICMG 2.0 R3.0 CompactPCI®Specification

Hartmann Electronic GmbH Backplanes
Motorstraße 43 Aufbausysteme (MPS)
Tel.: [phone] Layoutservice
Fax: [phone]
[email protected]
www.hartmann-electronic.com
Geschäftsführer: Registergericht Stgt. HRB 7630 Deutsche Bank AG, Singen
Werner Fritz USt.-Id.-Nr. DE 147816208 BLZ 692 700 38 - Kto.-Nr. 050 1403 00
Dr. Günter Zahnenbenz Steuer-Nr. 9908300985 Swift-Code DEUTDE6F692
5
1.1 Block Diagram
Figure 2: Block Diagram

Hartmann Electronic GmbH Backplanes
Motorstraße 43 Aufbausysteme (MPS)
Tel.: [phone] Layoutservice
Fax: [phone]
[email protected]
www.hartmann-electronic.com
Geschäftsführer: Registergericht Stgt. HRB 7630 Deutsche Bank AG, Singen
Werner Fritz USt.-Id.-Nr. DE 147816208 BLZ 692 700 38 - Kto.-Nr. 050 1403 00
Dr. Günter Zahnenbenz Steuer-Nr. 9908300985 Swift-Code DEUTDE6F692
6
1.2 Specifications
Typical Power Consumption:
Minimum Input Voltage: +3.15V at supervisory circuit @ 3.3V. Else: Fundamental Reset is
asserted (LED “RES” and all other Resets). Voltage drop at Backplane,
Power input, and Board is not included.
Form Factor: Eurocard (80x100mm); suitable for 19“-Racks. Front panel width
4HP (20.32mm).
Front Panel Connector: 2 times PCIe-X1-Cable-Connector (PCI Express®External
Cabling Specification Revision 2.0)
PCIe Specification: PCI Express®Card Electromechanical Specification Revision 2.0
PCI Express®Base Specification Revision 1.0a
CPCI System Slot: PICMG 2.0 R3.0 CompactPCI®Specification
Operating Temperature Range: -20°C - +85°C
Required voltages at CPCI-Backplane: +3,3V & +VIO. The +VIO-Voltage can be either +3,3V or +5V.
Voltage Supervisory: A Voltage Supervisory circuit is implemented at the board.
Following Voltages are supervised:
+1V0 Switch (VDDA, VDDC)
+1.5V Switch (VTT)
+3V3
1,8V Bridge (VDDA, VDDC,…)
1,8V Clock
Power Supplies: Liner regulators: 5 times +1,8V
Linerregulator:+1.5V
DC/DC Power Module: 2 times +1V0
Typical Power
Consumption Voltage Current Power Total Power
VIO = +3,3V +3,3V 900mA ≈3W 3W
+5V 0A 0W
VIO = +5V +3,3V 900mA ≈3W 3W
+5V 0.05A max

Hartmann Electronic GmbH Backplanes
Motorstraße 43 Aufbausysteme (MPS)
Tel.: [phone] Layoutservice
Fax: [phone]
[email protected]
www.hartmann-electronic.com
Geschäftsführer: Registergericht Stgt. HRB 7630 Deutsche Bank AG, Singen
Werner Fritz USt.-Id.-Nr. DE 147816208 BLZ 692 700 38 - Kto.-Nr. 050 1403 00
Dr. Günter Zahnenbenz Steuer-Nr. 9908300985 Swift-Code DEUTDE6F692
7
2. Switch Settings
Please configure Dip Switches before use.
The default setup of the Dip Switches is as follows:
The Dip Switch name is labeled at PCB.
The board should run correctly with the default setup. The default setup of the Dip Switches is marked
green.
To optimize the signal integrity of the board in special system environments the following DIP switches can be
adjusted: SWTRM, SWDEQ, SWDRV and SWDTX. These Dip Switches configure physical layer properties of
the switch.
Figure 3: Dip-Switches labeled on PCB.
SWCLK (Advanced Use)
The PCIe Switch and the PCIe to PCI Bridge can be configured via I2C / SMBUS or EEPROM Position “3”
determines if the PCIe to PCI Bridge can be configured via SMBUS (OFF) or via EEPROM. Turn Position “4”
“OFF” to configure the EEPROM of the Bridge or “ON” to configure EEPROM of the Switch.
SWCLK
PIN OFF ON
1 No Function No Function
2 No Function No Function
3 Bridge in SMBUS-Mode Bridge in EEPROM-Mode
4 I2C(XDEV) to Bridge+EEPROM I2C(XDEV) to EEPROM of Switch
Table 2: Setup of Dip Switch SWCLK. Default setup is marked green.

Hartmann Electronic GmbH Backplanes
Motorstraße 43 Aufbausysteme (MPS)
Tel.: [phone] Layoutservice
Fax: [phone]
[email protected]
www.hartmann-electronic.com
Geschäftsführer: Registergericht Stgt. HRB 7630 Deutsche Bank AG, Singen
Werner Fritz USt.-Id.-Nr. DE 147816208 BLZ 692 700 38 - Kto.-Nr. 050 1403 00
Dr. Günter Zahnenbenz Steuer-Nr. 9908300985 Swift-Code DEUTDE6F692
8
SWSMB (Advanced Use)
The DIP Switch can be used to select the SMBUS-Address of the Switch. Turn DIP-SWITCH (only positions “2”,
“3”,” “4) “ON” to ground the first bits on the SMBUS address as follows.
Figure 4: Selection of SMBUS Address
If SMBUS is not activated Pins can be used as GPIOs.
Turn all positions “OFF” if feature is not used.
SWSMB
PIN OFF ON
1 SW_GPIO4 SW_GPIO4
2 SW_GPIO7; SMB-ADDR Bit2 SW_GPIO7 , SMB-ADDR Bit2
3 SW_GPIO6; SMB-ADDR Bit1 SW_GPIO6, SMB-ADDR Bit1
4 SW_GPIO5, SMB-ADDR Bit0 SW_GPIO4, SMB-ADDR Bit0
Table 3: Setup of Dip Switch SWSMB. Default setup is marked green.
SWTRM (Signal integrity optimization)
Receiver Termination Adjustment (Positions “1”;” 2”): The Termination Resistor value of each receiver
differential pair of the switch can be adjusted as shown in the table below to improve signal integrity.
Transmitter Termination Adjustment (Positions “3”; “4”): The Termination Resistor value of each transmitter
differential pair of the switch can be adjusted as shown in the table below to improve signal integrity.
SWTRM
PIN OFF= LOW =Default/ ON = HIGH Value
1 Bit0(L) - RXTRMADJ0 RX Termination Adjust
RXTRMADJ0[1:0]
2 Bit1(L) - RXTRMADJ1 00=52 ,01=57,10=43, 11=46 [Ohm]
3 Bit0(L) - TXTRMADJ0
TX Termination Adjust
TXRMADJ0[1:0]
4 Bit1(L) - TXTRMADJ1 00=52, 01=57 ,10=43, 11=46 [Ohm]
Table 4: Setup of Dip Switch SWTRM. Default setup is marked green.

Hartmann Electronic GmbH Backplanes
Motorstraße 43 Aufbausysteme (MPS)
Tel.: [phone] Layoutservice
Fax: [phone]
[email protected]
www.hartmann-electronic.com
Geschäftsführer: Registergericht Stgt. HRB 7630 Deutsche Bank AG, Singen
Werner Fritz USt.-Id.-Nr. DE 147816208 BLZ 692 700 38 - Kto.-Nr. 050 1403 00
Dr. Günter Zahnenbenz Steuer-Nr. 9908300985 Swift-Code DEUTDE6F692
9
SWDEQ (Signal integrity optimization)
The equalization function of transmitting channels can optimize the driver current for different cable lengths and
materials. The table shown below lists the combinations of de-emphasized driver current (ITX –IEQ) to non-de-
emphasized driver current (ITX) for different values of “DEQ[3:0]”.
Table 5: Status of the signals “DEQ[3:0]” related to the needed deemphasis
Recommended De-emphasis settings for different PCIe-X1 Cable lengths at the Upstream Port:
2m: -1.51 dB
7m: -3.88 dB
SWDEQ
PIN Pin Function Value
1 Bit0(L = OFF, H =ON) DEQ0 De-emphasis for different PCIe X1 Cable lengths
at the upstream port
2 Bit1(L = OFF, H= ON) - DEQ1
DEQ[3:0]
0100 = -1.51dB
1001 = -3.88dB
3 Bit2(L = OFF, H = ON) - DEQ2
4 Bit3(H = OFF, L = ON) - DEQ3
Table 6: Setup of Dip Switch SWDEQ. Default setup is marked green.
Note: The De-emphasis is calculated for the case that two CPCI Rear boards are cascaded (Upstream- and
Downstream-Port linked) through a PCIe X1 Cable. The De-emphasis can be optimized for adapter
boards with higher or lower insertion loss differences.

Hartmann Electronic GmbH Backplanes
Motorstraße 43 Aufbausysteme (MPS)
Tel.: [phone] Layoutservice
Fax: [phone]
[email protected]
www.hartmann-electronic.com
Geschäftsführer: Registergericht Stgt. HRB 7630 Deutsche Bank AG, Singen
Werner Fritz USt.-Id.-Nr. DE 147816208 BLZ 692 700 38 - Kto.-Nr. 050 1403 00
Dr. Günter Zahnenbenz Steuer-Nr. 9908300985 Swift-Code DEUTDE6F692
10
SWDRV SWDTX (Signal integrity optimization)
“LODRV”, “HIDRV”, “DTX[0:3]”
In order to meet the different application needs, the driving current and equalization of each transmitting channels
can be adjusted using Dip Switches .The driver current of each channel is set to 20mA in default mode. To
change the current value, the user can strap
the pins either for nominal value (“HIDRV”, “LODRV”) or actual value (“DTX [3:0]”), which is a scaled multiple of
Inom. The following tables illustrate the possible transmitted current values the switch provides.
“RXEQCTL[1:0]”
In order to improve the data stream integrity across the channels, the receiver of each port of the Switch includes
a reception equalizer to mitigate the effects of ISI. The reception equalizer is implemented as a selectable high-
pass filter at the input node, and it is capable of removing as much as 0.4UI of ISI related jitter. The following
table shows a simple guideline for selecting the appropriate value to adapt with different lengths or connector
numbers in various applications.
Figure 5: Adjustment of „RXEQTL[1:0“]
SWDRV
PIN OFF=Default/ON Value
1-8 Bit0(L = OFF) - LODRV Nominal Driver Current
2-7 Bit1(L = OFF) - HIDRV 00=20mA,01=10mA,10=28mA
3-6 Bit0(L = OFF) - RXEQCTL0 RX Equalizer Settings
4-5 Bit1(L = OFF) - RXEQCTL1
00=Jitter>0.25UI,Len>20",CON>=2,
01=Jitter>0.1UI<0.25UI,Len=8"-20",CON<=2,
1X=Jitter<0.1UI,Len<=8",CON<=1
Table 7: Setup of Dip Switch SWDRV. Default setup is marked green.
SWDTX
PIN OFF=Default/ON Value
1-8 Bit0(L = OFF) - DTX0 Multiple Nominal Driver Current
2-7 Bit1(L = OFF) - DTX1 DTX[3:0]
0000-0111 = 1.00-1.35 (+0.05)
3-6 Bit2(L = OFF) - DTX2 1000-1111 = 0.60-0.95 (+0.05)
4-5 Bit3(L = OFF) - DTX3
Table 8: Setup of Dip Switch SWDTX. Default setup is marked green.