
1
1 Introduction
The JYTEK PCI/PXI-69816/26/46 are 10 MS/s, 20 MS/s, and 40 MS/s sampling 16-bit 4-CH
digizers designed for digizing high frequency and wide dynamic range signals with an
input frequency up to 20 MHz. The analog input range can be programmed via soware
to ±1 V or ±0.2 V. With deep onboard acquision memory up to 512 MB, the PCI/PXI-
69816/26/46 are not limited by the data transfer rate of the PCI bus to enable the recording
of waveforms for extended periods of me.
The PCI/PXI-69816/26/46 are equipped with four high linearity 16bit A/D converters ideal
for demanding applicaons with a high dynamic range such as radar, ultrasound, and
soware-dened radio.
Analog Input
The PCI/PXI-69816/26/46 each feature four analog input channels. The bandwidth of each
channel can be up to 5 MHz, 10 MHz, and 20 MHz for PCI/PXI-69816, PCI/PXI-69826, and
PCI/PXI-9846, respecvely. The input ranges are soware programmable as either ±1 V or
±0.2 V. Soware selectable 50 Ω input impedance makes it easy to interface with high-
speed, high-frequency signals.
Acquision System and On-board Memory
The PCI/PXI-69816/26/46 include four 16-bit A/D converters to digize the input signals.
These four channels sample signals simultaneously at a maximum sampling rate of 10
MS/s, 20 MS/s, and 40 MS/s, respecvely. The PCI/PXI-69816/26/46 supports a total of 512
MB on-board memory. The digized data is stored in the onboard memory before being
transferred to the host memory. The data transfer is performed using scaer-gather DMA,
which provides a high data throughput rate and uses system memory more eecvely.
Flexible Triggering
The PCI/PXI-69816/26/46 feature exible triggering opons such as a soware trigger,
external digital trigger, an analog trigger from any of the analog input channels and triggers
from the PXI trigger bus. These versale trigger sources allow you to congure the PCI/
PXI-69816/26/46 to t your applicaon needs. Post-trigger, delay-trigger, pre-trigger and
middle-trigger modes are also available to acquire data around the trigger event. The PCI/
PXI-69816/ 26/46 also features repeated trigger acquision, so you can acquire data in
mulple segments with successive trigger events at extremely short rearming intervals.
Mulple-Module Synchronizaon
The versale trigger opons provided by the PXI backplane allow the PCI/PXI-69816/26/46
to achieve mul-module synchronizaon in a simplied way. Ulizing the PXI Trigger bus,
the PCI/PXI-69816/26/46 can output trigger signals and the mebase to the PXI trigger
bus when congured as a master, or receive trigger signals and the mebase from the
PXI trigger bus when congured as a slave. Moreover, when the PCI/PXI-69816/26/46 is
plugged into a peripheral slot of a PXI system, they can also receive triggers or the mebase
from the PXI star trigger controller slot. The precision 10 MHz clock that comes from the
PXI backplane can also be used as one of the mebase sources. Combining these PXI trigger
features with the interface of the PCI/PXI-69816/26/46 makes it very easy to synchronize