Micro Linear ML6651 User manual

The ML6651 Evaluation Board demonstrates the
capabilities of the ML6651. The eval-board’s block diagram
is shown in Figure 1. This integrated circuit is a Media
Converter between twisted pair and fiber optic Ethernet
technologies. It supports conversion between 10BASE-T
and 10BASE-FL, between 100BASE-TX and 100BASE-FX/SX
and, between FLP Bursts and FLNP Bursts. (FLP: Fast Link
Pulse, FLNP: Fiber Link Negotiation Pulse.) One or both of
the fiber optic or twisted pair interfaces can be configured
to interface with industry standard 1x9 fiber optic PMD
modules, (using the PECL compatible modes) or minature
fiber optic comonents (typically called “sugar-cubes”) as it
supports both 850nm and 1300nm optics.
Three of the many possible configurations of the ML6651
eval boards are offered:
1) 10/100Mbs copper to 850/1300nm fiber optic “sugar
cubes”. This configuration has two board sizes: full
(rev. B), and mini (rev. E). See attached schematic
(Appendix D) labeled “ML6651 EVAL BOARD
SCHEMATIC (sugar cubes on right)”. The reduced or
mini size has layout and options restricted. But, it
comes with an AC-DC adapter since it has a 5V-to-
3.3V regulator on board. In contrast, the full size
version requires +5 and +3.3VDC supplies.
2) 10/100Mbs copper to 1300nm, 1X9 PECL module. See
attached schematic (Appendix B) labeled “ML6651
EVAL BOARD SCHEMATIC (9 pin module on right),
rev- A “. This full size board requires +5 and +3.3VDC
supplies and includes options for user defined
configuration purposes.
3) 10/100Mbs copper to 1300nm, MT-RJ, PECL module.
See attached schematic (Appendix C) labeled
“ML6651 EVAL BOARD SCHEMATIC (MT-RJ on right),
rev-CMT”. Board requires +5 and +3.3VDC supplies,
full size only. This board is actually contructed by
using rev. A 1x9 PECL board above with different PCB
stuffing requirements. A daughter card is installed in
place of the 1X9 module. The daughter card carries the
MTRJ module and appropriate by-pass capacitors. The
schematic has reflected all the necessary changes:
OVERVIEW
ML6651
10/100Mbps Fiber and Copper Ethernet
Media Converter User’s Guide
FEATURES
• Compatible with new TIA/EIA-785 10/100BASE-SX
standard. It is also intended to support ISO/IEC 8802.3
and IEEE 802.3 standards.
• Automatic detection and configuration of link for 10 or
100 Mbps operation using Auto-Negotiation protocol
(Transparent Mode)
• Supports Parallel Detection for speed configuration in
absence of FLP Bursts (Forced Mode)
• Supports SPEED and DUPLEX mode configuration in
absence of auto negotiation capability on fiber side
• Offers bandwidth migration from 10 Mbps to 100 Mbps
over fiber and copper networks
• Supports both miniature “sugar-cube” fiber-optic
components and PMD transceivers such as 1x9 (5V) or
MT-RJ (3.3V) PECL modules
• Multiple modes of operation for all network
configurations, especially Transparent Mode (see
ML6651 datasheet for more details)
• Transmission distance from 300 meters of multimode
fiber-optic cable up to 2 kilometers of singlemode fiber
optic cable
• Use 1:1 transformer ratio for TP’s transmit and receive
paths without requiring external filtering
• Integrated 100BASE-TX equalizer and baseline wander
correction circuits
• Integrated fiber optic receive quantizer
• Control logic for power-down, TP’s transmitter off, and
fiber optic transmitter off
• Single chip, low power, small footprint SMT
components: small PCB board
epyT ebuCraguSLCEP9X1JRTM
eziS/veR lluF/B iniM/E lluF/A iniM/* lluF/TMC
November 2001 User’s Guide

ML6651
2
November 2001User’s Guide
TABLE OF CONTENTS
DISCLAIMER
Micro Linear makes no representations or warranties with respect to the accuracy, utility, or completeness
of the contents of this publication and reserves the right to make changes to specifications and product
descriptions at any time without notice. No license, express or implied, by estoppel or otherwise, to any
patents or other intellectual property rights is granted by this document. The circuits contained in this
document are offered as possible applications only. Particular uses or applications may invalidate some
of the specifications and/or product descriptions contained herein. The customer is urged to perform its
own engineering review before deciding on a particular application. Micro Linear assumes no liability
whatsoever, and disclaims any express or implied warranty, relating to sale and/or use of Micro Linear
products including liability or warranties relating to merchantability, fitness for a particular purpose, or
infringement of any intellectual property right. Micro Linear products are not designed for use in medical,
life saving, or life sustaining applications.
© 2001 Micro Linear Corporation. All rights reserved. All other trademarks are the property of their re-
spective owners.
Products described herein may be covered by one or more of the following U.S. patents: 4,897,611;
4,964,026; 5,027,116; 5,281,862; 5,283,483; 5,418,502; 5,508,570; 5,510,727; 5,523,940; 5,546,017;
5,559,470; 5,565,761; 5,592,128; 5,594,376; 5,652,479; 5,661,427; 5,663,874; 5,672,959; 5,689,167;
5,714,897; 5,717,798; 5,742,151; 5,747,977; 5,754,012; 5,757,174; 5,767,653; 5,777,514; 5,793,168;
5,798,635; 5,804,950; 5,808,455; 5,811,999; 5,818,207; 5,818,669; 5,825,165; 5,825,223; 5,838,723;
5.844,378; 5,844,941. Japan: 2,598,946; 2,619,299; 2,704,176; 2,821,714. Other patents are pending.
Overview ....................................................................................................................................................................1
Features .......................................................................................................................................................................1
Disclaimer ...................................................................................................................................................................2
General Description.....................................................................................................................................................3
Evaluation Kit Contents ............................................................................................................................................................................................ 3
Theory of Operation ................................................................................................................................................................................................. 3
Testing .........................................................................................................................................................................6
Appendix A: Full Size Board with Sugar Cubes ...........................................................................................................7
Appendix B: Full Size Board with 1x9 Module.......................................................................................................... 15
Appendix C: Full Size Board Rev. CMT with MT-RJ Module......................................................................................22
Appendix D: Mini Size Board with Sugar Cubes ....................................................................................................... 27
WESTERN UNITED STATES
Micro Linear Corporation
2050 Concourse Drive
San Jose, CA 95131
Tel: [phone]
Fax: [phone]
[e-mail]
CENTRAL UNITED STATES
Micro Linear Corporation
59 Cardinal Street
Pearl River, NY 10965
Tel: [phone]
Fax: [phone]
[e-mail]
EASTERN UNITED STATES
Micro Linear Corporation
35 Pinehurst Avenue
Nashua, NH 03062
Tel: [phone]
Fax: [phone]
[e-mail]
EUROPE
Micro Linear Corporation
102 Lesbourne Road
Reigate Surrey RH2 7JX England
Tel: [phone]
Fax: [phone]
[e-mail]
ASIA
Micro Linear Corporation
Room D, 28/F., Block 8
1 Tsun King Road
Shatin, N.T., Hong Kong
Tel: [phone]
Fax: [phone]
[e-mail]
JAPAN
Micro Linear Corporation
1-17-8 Hasegawa Building
Hamamatsu-cho
Minato-ku, Tokyo 105-0013
Tel: [phone]
[e-mail]
Headquarters: 2050 Concourse Drive, San Jose, CA 95131 [phone] www.microlinear.com
UG09-03

ML6651
3
November 2001 User’s Guide
EVALUATION KIT CONTENTS
The ML6651 Evaluation Kit contains the following items:
1. ML6651 Evaluation Kit Users Guide
2. ML6651 Evaluation Board with IC (ML6651)
3. ML6651 Data Sheets: please download the latest
revision from Micro Linear’s web site at
http:\\www.microlinear.com
THEORY OF OPERATION
Modes of Operation
To meet the needs of all network configurations the full size
version of the ML6651 Evaluation Board may be configured
to any of the following 3 modes of operation using the two
jumpers labeled SPEED and DUPLEX (Note: These modes
can also be set via Serial Management Interface (SMI)
register #30):
Figure 1. Basic ML6651 Evaluation Board Functional Block Diagram
ML6651
RJ45 MAGNETIC
JUMPERS
LEDS
MII CONN
FIBER OPTIC
XCVR or
SUGAR
CUBES
1. The ML6651 Evaluation Board is ideally suited to
operate in Transparent mode. In this mode, the ML6651
will optimally and automatically configure for Ethernet
technology, depending on the capabilities of the system
link partners. This is the “plug-and-play” mode if there
is a common denominator between the two link
partners. This is also the default configuration of board
shipped.
2. For a complete discussion of the various modes,
Transparent, Non Transparent, and Forced, see the
ML6651 Datasheet.
EDOM)81J(DEEPS)71J(XELPUD
)deppihs.gifnoctluafed(tnerapsnarTtaolF
)1(
taolF
)1(
tnerapsnarT-noNtaolFdexiF
)2(
decroFdexiF
)2(
eraCt’noD
(1) Float = no jumper installed, default to VCC/2. Logically,
it means Auto-Negotiable.
(2) Fixed = short to VCC or GND electrically. Logically, for
SPEED it means J18 forces 100Mbs or 10Mbs mode. For
DUPLEX, it means J17 forces FULL or HALF DUPLEX Mode.
Please see data sheets and attached schematics for more
details.
GENERAL DESCRIPTION
Table 2. Serial Management Interface Modes

ML6651
4
November 2001User’s Guide
Media Selections
The ML6651 has two interfaces to different media. One
interfaces only to fiber optic link. The other can interface to
either fiber optic link or copper link. The jumper locations
labeled PECL_QU and PECL_TP help to set the
configurations (can also be set via MII register #30). For the
mini size boards, the configuration is fixed so these jumpers
are not available.
J26 is shorted to the FOAN_DT position, when not in TEST
mode.
J27 is shorted to the TPAN_DT position, not TEST.
J33-34 (FOINSPD, TPINSPD) must be shorted, also.
Do not change these settings.
Note: The mini size board will not have these jumpers, but
the LEDs are still available.
Miscellaneous
• J6, J25 (REFCLK): the ML6651 requires a 25MHz clock
source. J6 allows the board to select the on-board clock
oscillator (XTAL) at U4 or an alternate source. The
default position is on-board (XTAL). No jumper selection
for mini size boards.
• J28 (BCKPLINK): the ML6651 can enable a backup link
when the primary one is down when it is in Forced-
100Mbs non-loopback mode. RED LED (BCKLINK) at
D10 will be lit. Please refer to data sheet for more
information. J28 is normally not installed for full size
board. It is installed for mini boards between pin #2,
and #3 to disable the feature.
• J29 (SDTH): installed if PECL module is used. No
jumper selection for mini size board.
• J23 (FOOUTOFF#): shorted to disable fiber optic driver.
Normally, it is not installed.
• J24 (TPOUTOFF#): shorted to disable twisted pair driver.
Normally, it is not installed.
• J35 (PWRDWN#): shorted to power down the ML6651.
Normally, it is not installed.
• J21 (PMD) : installed if PECL is selected instead of
Twisted-pair, (i.e., fiber to fiber conversion).
• J22 (MII power): If +5VDC is supplied through the MII
connector then this jumper must be shorted. Normally, it
is not installed since power is supplied via banana jacks
labeled +3.3V, +5V, and GND. No jumper selection for
mini size board.
• MII connector: allows optional access to a limited and
proprietary-defined set of registers, not available for mini
size board.
• PHY address jumpers: whenever the MII connector is
available, the proprietary MII registers can be accessed
via any one of the PHY address from 0 to 31 (decimal)
by setting up jumpers labeled AD10, AD32, and
AD4_LIW as follows: (short the corresponding jumpers
to achieve desired setting)
PT_LCEP CCVforotcaf(
)3(
)trohS srepmuJ
taecafretnI dna,-/+nipT -/+tuopT
kniLreppoC htgneL
013J riaPdetsiwT XT-ESAB001 dradnatS
3/1 ,12J,41J 92J LCEPVL/LCEPsecarTBCP
3/2 31J riaPdetsiwTsecarTBCP
14J riaPdetsiwTm01
UQ_LCEP )CCVforotcaf( srepmuJtrohS taecafretnI dna,-/+nioF )tuoI(toN/tuoI
kniLcitpOrebiF )xam(htgneL ESAB001/ESAB01
023J dnarezitnauQ revirdDEL )mn058(
,mn0031,m003 mn058ro
3/1 92J,61J LCEPVL/LCEPsecarTBCP
3/2 51J dnarezitnauQ revirdDEL )mn0031( mK2/mK2
15J dnarezitnauQ revirdDEL )mn0031/mn058( m003/m003
(3) VCC = 3.3V nominal.
Examples:
1. Full-length (100m) 10/100Mbs copper to 850nm/1300nm
miniature “sugar-cube” fiber optic components with
maximum fiber length of 2km: short J31 and J32
2. Full-length (100m) 10/100Mbs copper to PECL (1X9 pin
or MT-RJ module): short J31, J16, and J29
Status LEDs
Each of the media interfaces (TP or twisted-pair and FO or
fiber optic) has a set of three LEDs to indicate:
1) Data or Auto-Neg activities (D8, 9, RED)
2) Link speed is 10Mbs (D6, 7, YELLOW)
3) Link speed is 100Mbs (D11, 12, GREEN)
GENERAL DESCRIPTION

ML6651
5
November 2001 User’s Guide
(4) Please refer to data sheet for description of LIW function
in the Pin Descriptions section. The shipped configuration is
“Disable”.
Examples:
a) PHY address = 1, no LIW —> short J3, J20, J30.
b) PHY address = 1 plus LIW —> short J3, J20, J10.
Board is typically shipped as (a).
• SMA connectors: optional for external OSC, and optical
Tx/Rx signals (TD+/-, RD+/-), or for testing purposes.
Note: Not available for mini size board.
• Banana power jacks for +3.3V, +5V, and GND, not
available for mini size board which comes with AC to
+5VDC adapter and on-board 3.3V regulator.
Note: Always refer to schematic and data sheet for more details.
In summary, typical jumpers installed for each board are
shown below:
Rev. Jumpers #
A, CMT 6,16,19,20,25-27,30,33,34
B 3,5,6,20,25-27,30,31,33,34
E28
Note: The jumpers for PHY address are either configured for ADDRESS 0 or 1,
typically. Please refer to previous tables.
BOARDEVALUATION
Make sure the power is off when making electrical
connections. The operators should be grounded before
touching the board to minimize the threat of Electro Static
Discharge (ESD). Power is applied after all the connections
have been made. Normal operation and initialization
process begins at power up.
The following items are useful for testing and evaluating the
ML6651 Evaluation Board:
• Either of the two most popular optical fiber cable sizes,
50/125 micron or 62.5/125 micron multi mode fiber
cable can be used as the fiber link
• Fiber optic power meters (850/1300nm wave length)
such as the Fotec Power meter
• Fiber optic attenuators
• An optical to electrical converter. Micro Linear uses
the BCP waveform receiver model 300
• Network Interface Cards (NIC’s) or Netcom’s Fast
Ethernet (Smart Bits 2000) testers
• Twisted-pair cables of various lengths (100m Ethernet
Standard: max 100m) with crossover wiring
• The jumpers are installed as pre-configured
GENERAL DESCRIPTION
emaNniP”WIL_4DA“”23DA“”01DA“
forotcaf( )CCV WIL
)4(
noitcnuf YHP tib4#DA YHP tib3#DA YHP tib2#DA YHP tib1#DA YHP tib0#DA
0elbasiD 00000
03J02J91J
3/1 elbanE01010
01J8J21J
3/2 elbanE 11111
9J7J11J
1elbasiD10101
2J1J3J

ML6651
6
November 2001User’s Guide
TESTING
Install the twisted pair and fiber cables. Use the attenuators
in the fiber links if desired. The board’s RJ45 jack has a
straight or NIC wiring so be sure to use a crossover copper
cable or a separate crossover adapter.
The normal mode of operation is Transparent Mode, or plug-
and-play mode, if a common denominator is found between
the two copper end ports.
The plug and play mode is as follows:
Connect the power source and turn it on. LEDs should start
to blink and finally are settled to either the 10Mbs or
100Mbs LEDs, whichever is the common speed (must be a
pair). It may take a few cycles with LEDs running up and
down if Auto-negotiation is taking place. If the AN_DT LEDs
keeps blinking or only one of the speed LED is ON instead
of a pair (both 10 or both 100), then no link has been
established. Recheck the configurations of your copper
stations and reconfigure the eval-board if needed (to Non-
Transparent or Fixed mode).
If one of the TP link partner’s capabilities is changed, auto-
negotiation may be restarted automatically by disconnecting
and reconnecting the cables. Alternatively, auto-negotiation
may be restarted from the Netcom’s SmartBits 2000 software
graphical interface. If no common operating mode is found
between two link partners the red (D8, D9 LED(s) will
remain flashing for the auto-negotiation capable link
partner(s) as long as FLP and FLNP bursts are received.
One way to test the ML6651 Evaluation Board is shown in
Figure 4. The Netcom SmartBit 2000 system can have its
port configured to look like a legacy or auto-negotiable
station. The configuration of the ML6651 eval board can be
changed accordingly. Once link is established, data (with
variable lengths and patterns) can be transferred from one
Netcom port and received at another.
To measure the launch power at the transmitter, disconnect
the fiber optic cable from the optical receiver module and
connect it to the power meter. Measure the power while the
pattern generator is transmitting. Note that the reading of the
power meter applies to the average launch power: Average
launch power (dBm) = peak launch power (dBm) minus
3dBm
To measure optical rise and fall time connect the fiber optic
cable from the optical transmitter to the optical waveform
receiver and then to the scope. You need to program the
data to a specific pattern like AAhex (not random).
To measure optical sensitivity use the variable attenuator to
attenuate the power. Start to transmit a random pattern and
then observe that the Link LED stays on. Then attenuate the
optical signal during transmission until the Link LED goes
off. Now slightly increase the optical signal through the
attenuator to turn the Link LED back on. Finally measure
the receive power by the power meter to find the receive
sensitivity.
Evaluation Board Errata
This applys to all four board configurations to avoid
confusion. Do not stuff C49 & C50 located upper right
corner of schematics on full size boards and top center on
the mini board. For a complete discussion of the use of the
control & configuration pins, see the ML6651 datasheet
section Configuration and Control Options and Guidelines.
GENERAL DESCRIPTION
Figure 2. Test Circuit Block Diagram
NIC or
HUB or
Switch or
Netcom SmartBits 2000
RJ45
ML6651Evaluation Board
RJ45 Fiber
Optic
xcvr
Other Media Converter
or Netcom SmartBits
2000 port with fiber
optical xcvr
Other TP link
or Netcom
SmartBits
2000 TP
port if needed
FLPs FNLPs FLPs

ML6651
7
November 2001 User’s Guide
Part Type Designator Quantity Manufacturer Part Number
0ΩΩ
ΩΩ
Ω, 0805 R23-26, 33 5 Digi-Key or equiv. P0.0ACT-ND
0.001uF, 0805 C052 1 Digi-Key or equiv. PCC102BNCT-ND
0.01uF, 0805 C5,26,27,33 4 Digi-Key or equiv. PCC103BNCT-ND
0.1uF, 0805 C1-4,6,11-23,29,30,
32,34-36,41-43,48-51,1 35 Digi-Key or equiv. PCC1840CT-ND
50-152,157
0.47uF, 0805 C047 1 Digi-Key or equiv. PCC1818CT-ND
1.4KΩΩ
ΩΩ
Ω1%, 0805 R8,20,39,58,84 5 Digi-Key or equiv. P1.40KCCT-ND
1/4 JACK JACK1-4 4 Digi-Key or equiv. J147-ND
100ΩΩ
ΩΩ
Ω1%, 0805 R45 1 Digi-Key or equiv. P100ACT-ND
10uF 20% Tant 16V, C7-10,24,25,31,
B size 37-40,44-46,153-156 18 Digi-Key or equiv. PCS3106CT-ND
130ΩΩ
ΩΩ
Ω1%, 0805 R72-74 3 Digi-Key or equiv. P130ACT-ND
150ΩΩ
ΩΩ
Ω1%, 0805 R61,62,65,66 4 Digi-Key or equiv. P150ACT-ND
1KΩΩ
ΩΩ
Ω1%, 0805 R46,86-89 5 Digi-Key or equiv. P1.0KACT-ND
20KΩΩ
ΩΩ
Ω1%, 0805 R10-12 3 Digi-Key or equiv. P20KACT-ND
2KΩΩ
ΩΩ
Ω1%, 0805 R07 1 Digi-Key or equiv. P2.0KACT-ND
30ΩΩ
ΩΩ
Ω1%, 0805 R32 1 Digi-Key or equiv. P30ACT-ND
330pF 20%, 3KV, cer disc C028 1 Digi-Key or equiv. P4502A-ND
4.02KΩΩ
ΩΩ
Ω1%, 0805 R57,85 2 Digi-Key or equiv. P4.02KCCT-ND
475ΩΩ
ΩΩ
Ω1%, 0805 R60,75,76 3 Digi-Key or equiv. P475CCT-ND
5ΩΩ
ΩΩ
Ω1%, 0805 R47-48 2 Digi-Key or equiv. P5.1ACT-ND
49.9ΩΩ
ΩΩ
Ω1%, 0805 R1-2,22,49-54 9 Digi-Key or equiv. P49.9CCT-ND
511ΩΩ
ΩΩ
Ω1%, 0805 R67-68 2 Digi-Key or equiv. P511CCT-ND
5KΩΩ
ΩΩ
Ω1%, 0805 R09-21 2 Digi-Key or equiv. P4.99KCCT-ND
75ΩΩ
ΩΩ
Ω1%,0805 R55,56 2 Digi-Key or equiv. P75ACT-ND
82ΩΩ
ΩΩ
Ω1% R81-83 3 Digi-Key or equiv. P82ACT-ND
Diode, SOD123 D1-5 SOD123 Digi-Key or equiv. SD101-CWDICT-ND
Ferrite Bead, 1812 L1-6,10-19 16 Digi-Key or equiv. P9812CT-ND
JUMPER 2 PIN J1-5,7-16,19-25,30-35 35 Digi-Key or equiv. WM4000-ND
JUMPER 3 PIN J6,17-18,26-29 7 Digi-Key or equiv. WM4001-ND
APPENDIX A: FULL-SIZE BOARD WITH SUGAR CUBES: BOM, SCHEMATIC, & ARTWORKS

ML6651
8
November 2001User’s Guide
LED (green) D11,12 2 Digi-Key or equiv. L20665-ND
LED (red) D8-10 3 Digi-Key or equiv. L20661-ND
LED (yellow) D6,7 Chassis 2 Part of 36 pin Header
MII-CONN 40 PIN, P01 1 Lo Dan West [phone] FCN238P040GF
Male, Edge Mount
Oscillator 25MHz U4 1 Digi-Key or equiv. SE2837CT-ND (SG636)
RJ45-SHIELDED receptacle, T1 1 any
8-pin modular
SMA Conn. SMA1 1 Digi-Key or equiv. J502-ND
Test Pin 3.3V Test Pin Part of 36 pin Header XXXXXXXXXXXX
Test Pin 5V Test Pin Part of 36 pin Header XXXXXXXXXXXX
Test Pin Chassis 2 Part of 36 pin Header XXXXXXXXXXXX
Test Pin DGnd 6 Part of 36 pin Header XXXXXXXXXXXX
Test Pin GNDBQ Test Pin Part of 36 pin Header XXXXXXXXXXXX
Test Pin GNDE Test Pin Part of 36 pin Header XXXXXXXXXXXX
Test Pin GNDFC Test Pin Part of 36 pin Header XXXXXXXXXXXX
Test Pin GNDL Test Pin Part of 36 pin Header XXXXXXXXXXXX
Test Pin GNDRX1 Test Pin Part of 36 pin Header XXXXXXXXXXXX
Test Pin GNDRX2 Test Pin Part of 36 pin Header XXXXXXXXXXXX
Test Pin GNDT Test Pin Part of 36 pin Header XXXXXXXXXXXX
Test Pin GNDTX1 Test Pin Part of 36 pin Header XXXXXXXXXXXX
Test Pin M10 Test Pin Part of 36 pin Header XXXXXXXXXXXX
Test Pin MDC Test Pin Part of 36 pin Header XXXXXXXXXXXX
Test Pin VCC3D Test Pin Part of 36 pin Header XXXXXXXXXXXX
Test Pin VCCBQ Test Pin Part of 36 pin Header XXXXXXXXXXXX
Test Pin VCCE Test Pin Part of 36 pin Header XXXXXXXXXXXX
Test Pin VCCFC Test Pin Part of 36 pin Header XXXXXXXXXXXX
Test Pin VCCL Test Pin Part of 36 pin Header XXXXXXXXXXXX
Test Pin VCCRX1 Test Pin Part of 36 pin Header XXXXXXXXXXXX
Test Pin VCCRX2 Test Pin Part of 36 pin Header XXXXXXXXXXXX
Test Pin VCCT Test Pin Part of 36 pin Header XXXXXXXXXXXX
APPENDIX A: FULL-SIZE BOARD WITH SUGAR CUBES: BOM, SCHEMATIC, & ARTWORKS
Part Type Designator Quantity Manufacturer Part Number

ML6651
9
November 2001 User’s Guide
Test Pin VCCTX1 Test Pin Part of 36 pin Header XXXXXXXXXXXX
Test Pins All Test Pins 36 pin header Digi-Key or equiv. S1212-36-ND
10/100 Magnetic T2 1 PULSE H1019
10/100BASE-SX U1 1 Micro Linear ML6651
media converter
Fiber optic LED U2 1 Agilent HFBR-1312T
transmitter (1300nm), or HFBR-
1414T (850nm)
Fiber optic PIN U3 1 Agilent HFBR-2316T
preamp rcvr (1300nm), HFBR-2416T
(850nm)
Bare PCB Rev B 1 Micro Linear
APPENDIX A: FULL-SIZE BOARD WITH SUGAR CUBES: BOM, SCHEMATIC, & ARTWORKS
Part Type Designator Quantity Manufacturer Part Number

ML6651
10
November 2001User’s Guide
1 2 3
321
D
C
B
A
TXTP+ 1
TXTP- 2
RXTP+ 3
NC 4
NC 5
RXTP- 6
NC 7
NC 8
SHLD 9
SHLD 10
T1
RJ45-SHIELDED
RXGND 1
OPINP 2
OPINN 3
SD 4
VCCRX 5
VCCTX 6
OPOUTN 7
OPOUTP 8
TXGND 9
RX
TX
OPMOD1
7
8
6
3
2
1
1:1
TX+
RX+
14
15
16
9
10
11
T2
R1
51
R2
51
VCCT
VCCT
R7 2K
R8
1.4K
R9
J1 J7 J8
AD32
J3 J11 J12
AD10
R23
0
R240
R45
100
C2
0.1
C3
0.1
R25
0
R26
0
VCC
1
MDIO 2
MDC 3
RXD3 4
RXD2 5
RXD1 6
RXD0 7
RXDV 8
RXCK 9
RXER 10
TXER 11
TXCK 12
TXEN 13
TXD0 14
TXD1 15
TXD2 16
TXD3 17
COL 18
CRS 19
VCC
20
VCC
21
GND
22
GND
23
GND
24
GND
25
GND
26
GND
27
GND
28
GND
29
GND
30
GND
31
GND
32
GND
33
GND
34
GND
35
GND
36
GND
37
GND
38
GND
39
VCC
40
P1
MII-CONN
D1
D2
D3 D4
D5
R20
1.4K
R21
5K
R39
1.4K
R49
50
R50
50
R51
50
R52
50
R53
50
R54
50
C28
330pF, 3KV
R55
75
D6
D8
D9
D10
VCC3D
VCC3D
VCCE
C29
.1
+C31
10uF
+C46
10uF
C15
0.1
C11
0.1
C12
0.1
C16
0.1
L1
L2
L3
L4
VCC5D
C20
0.1
C39
10uF
C21
0.1
C40
10uF
J22
C22
0.1
C23
0.1
R56
75
R60
475
R61
150
C41
0.1
L10
L11
L12
L13 VCCBQ
+C44
10uF
C42
0.1 L15
L16
VCCFC
+C45
10uF
C43
0.1 L17
L18
VCCL
DGND
D11
R67
511
R65
150
D1
2
R66
150
R72
130
VCCRX1
R81
82
R73
130
R82
82
R74
130
R83
82
VRX1+
VRX1-
VSD1
VTX1+
VTX1-
VSD1
VRX1-
VRX1+
J25
1
J26
1
J27
1
J28
1
J29
R87 1K
R86
1K
R88
1K R89
1K
J19 J
2
J33
J34
TPOUTP
1
GNDT
2
TPOUTN
3
AD4_LIW
4
AD32
5
AD10
6
PECL_TP
7
PECL_QU
8
VCCE
9
TPINP
10
TPINN
11
GNDE
12
TPOUTOFF#
13
FOOUTOFF#
14
GNDD
15
MDIO
16
MDC
17
REFCLK
18
VCCD
19
GNDL
20
IOUT
21
IOUT
22
VCCL 2
PWRDWN# 2
DUPLEX 2
VCCFC 2
SPEED 2
GNDFC 2
SDFO 2
CQOS 3
VCCQ 3
FOINN 3
FOINP 3
GNDQ 34
GNDB 35
RTOP 36
REQ_SD 37
RTTP 38
SDTH 39
BCKPLINK 40
TPINSPD 41
FOINSPD 42
TPAN_DT 43
FOAN_DT 44
44 PIN TQFP
ML6651
+C24
10uF
C4
0.1 L14
L19
VCCT
DGND IN
Chassis GND
J21
SD
JACK2
BANANA
GNDT
DGND
GNDRX1
DGND
DGND
DGND
GNDT
DGND DGND
DGND
VCC5D
DGND
GNDFC
GNDL
GNDT
GNDE
GNDBQ
VCC 4
OUT 3
N/C
1
GND
2
Oscillator
TEST
TP1
TEST
TP2
R75
475
VCCTX1
R84 1.4K
R76 475
R85
4.02K
VTX1-VTX1+
GNDTX1
C51
0.1
VCCE
VCC3D
V
C
GNDT
GNDE
VCCMII
13 12 5 4
N/C
<-----N/C----->
C6
0.1
C1
0.1
C8
10uF
C7
10uF
DGND
VCC5D
DGND
+C153
10uF
C157
0.1
+C155
10uF
C152
0.1
+C9
10uF
C13
0.1
+C156
10uF
C157
0.1
+C10
10uF
C14
0.1
VC
J23
J24
J35
See Note 1
See Note 1
+3.3v DIGITAL IN
C37
10uF
C5
.01
JACK4
BANANA
DGND
VCC3D
VCC3D
+5v DIGITAL IN
C25
10uF
C33
.01
JACK1
BANANA
DGND
VCC5D
JACK3
BANANA
Chassis GND (earth)
DGND
APPENDIX A: FULL-SIZE BOARD WITH SUGAR CUBES: BOM, SCHEMATIC, & ARTWORKS