Microchip Technology EVB-LAN9252-HBI+ User manual

2015-2016 Microchip Technology Inc. DS50002333C
EVB-LAN9252-HBI+
EtherCAT® Evaluation Board
User’s Guide

DS50002333C-page 2 2015-2016 Microchip Technology Inc.
Information contained in this publication regarding device applications and the like is provided only for your convenience and may be super-
seded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REP-
RESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR
OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE,
MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Micro-
chip devices in life support and/or safety applications is entirely at the buyer’s risk, and the buyer agrees to defend, indemnify and hold
harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or
otherwise, under any Microchip intellectual property rights unless otherwise stated.
Trademarks
The Microchip name and logo, the Microchip logo, AnyRate, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KeeLoq, KeeLoq logo, Kleer,
LANCheck, LINK MD, MediaLB, MOST, MOST logo, MPLAB, OptoLyzer, PIC, PICSTART, PIC32 logo, RightTouch, SpyNIC, SST, SST
Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.
ClockWorks, The Embedded Control Solutions Company, ETHERSYNCH, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch,
Precision Edge, and QUIET-WIRE are registered trademarks of Microchip Technology Incorporated in the U.S.A.
Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net,
Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, JitterBlocker,
KleerNet, KleerNet logo, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach,
Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PureSilicon, RightTouch logo, REAL ICE, Ripple Blocker, Serial
Quad I/O, SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless
DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.
SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.
Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.
GestIC is a registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in
other countries.
All other trademarks mentioned herein are property of their respective companies.
© 2015-2016, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.
ISBN: 9781522406839
Note the following details of the code protection feature on Microchip devices:
• Microchip products meet the specification contained in their particular Microchip Data Sheet.
• Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the
intended manner and under normal conditions.
• There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our
knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip’s Data
Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
• Microchip is willing to work with the customer who is concerned about the integrity of their code.
• Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not
mean that we are guaranteeing the product as “unbreakable.”
Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our
products. Attempts to break Microchip’s code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts
allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.
Microchip received ISO/TS-16949:2009 certification for its worldwide
headquarters, design and wafer fabrication facilities in Chandler and
Tempe, Arizona; Gresham, Oregon and design centers in California
and India. The Company’s quality system processes and procedures
are for its PIC®MCUs and dsPIC®DSCs, KEELOQ®code hopping
devices, Serial EEPROMs, microperipherals, nonvolatile memory and
analog products. In addition, Microchip’s quality system for the design
and manufacture of development systems is ISO 9001:2000 certified.
QUALITYMANAGEMENTS
YSTEM
CERTIFIEDBYDNV
== ISO/TS16949==

2015-2016 Microchip Technology Inc. DS50002333C-page 3
Object of Declaration: EVB-LAN9252-HBI+

EVB-LAN9252-HBI+ EtherCAT® Evaluation Board User’s Guide
DS50002333C-page 4 2015-2016 Microchip Technology Inc.
NOTES:

EVB-LAN9252-HBI+
ETHERCAT® EVALUATION BOARD
USER’S GUIDE
2015-2016 Microchip Technology Inc. DS50002333C-page 5
Table of Contents
Preface ........................................................................................................................... 7
Introduction............................................................................................................ 7
Document Layout .................................................................................................. 7
Conventions Used in this Guide ............................................................................ 8
The Microchip Web Site ........................................................................................ 9
Development Systems Customer Change Notification Service ............................ 9
Customer Support ................................................................................................. 9
Document Revision History ................................................................................. 10
Chapter 1. Overview
1.1 Introduction ................................................................................................... 11
1.2 References ................................................................................................... 13
1.3 Terms and Abbreviations ............................................................................. 13
Chapter 2. Board Details & Configuration
2.1 Power ........................................................................................................... 14
2.1.1 +5V Power ................................................................................................. 14
2.2 Resets .......................................................................................................... 14
2.2.1 Power-on Reset ......................................................................................... 14
2.2.2 Reset Out .................................................................................................. 14
2.2.3 GPIO Reset ............................................................................................... 14
2.3 Clock ............................................................................................................ 15
2.4 Configuration ................................................................................................ 15
2.4.1 Strap Options ............................................................................................ 16
2.4.2 LED Indicators ........................................................................................... 18
2.4.3 EEPROM Switch ....................................................................................... 19
2.4.4 DIGIO/HBI/SPI+GPIO Selection ................................................................ 19
2.4.5 SoC ........................................................................................................... 23
2.5 DIGIO & SPI+16GPIO Signals on P1 and P2 Headers ................................ 25
2.5.1 DIGIO on P1 and P2 Headers (up to 16 bits supported) ........................... 25
2.5.2 SPI+GPIO on P1 and P2 Headers (up to 16 bits supported) .................... 26
2.6 Additional Features ...................................................................................... 27
2.6.1 Potentiometer ............................................................................................ 27
2.6.2 Temperature Sensor ................................................................................. 27
2.6.3 UART RS-232 ........................................................................................... 27
2.6.4 DAC ........................................................................................................... 27
2.7 Limitations .................................................................................................... 27
2.8 Mechanicals ................................................................................................. 28
Chapter 3. Software Development Kit
3.1 Prerequisites ................................................................................................ 29

EVB-LAN9252-HBI+ EtherCAT® Evaluation Board User’s Guide
DS50002333C-page 6 2015-2016 Microchip Technology Inc.
3.1.1 Hardware Requirements ............................................................................29
3.1.2 Software Requirements .............................................................................29
3.2 ESC SDK Sample Overview ........................................................................ 29
3.2.1 User Module ...............................................................................................30
3.2.2 EtherCAT® Slave Stack .............................................................................30
3.2.3 Hardware Abstraction Layer (HAL) ............................................................30
3.3 Using the Sample Project ............................................................................. 31
3.3.1 MPLAB IDE Project Settings & Firmware Download .................................31
3.3.2 Compiling and Programming SoC Firmware .............................................33
3.4 Programming the LAN9252 EEPROM ......................................................... 34
3.4.1 Programming LAN9252 EEPROM using the TwinCAT Master Tool .........34
Appendix A. Evaluation Board Photo
A.1 Introduction .................................................................................................. 37
Appendix B. Evaluation Board Schematics
B.1 Introduction .................................................................................................. 38
Appendix C. Bill of Materials (BOM)
C.1 Introduction .................................................................................................. 49
Worldwide Sales and Service .....................................................................................54

EVB-LAN9252-HBI+
ETHERCAT® EVALUATION BOARD
USER’S GUIDE
2015-2016 Microchip Technology Inc. DS50002333C-page 7
Preface
INTRODUCTION
This chapter contains general information that will be useful to know before using the
EVB-LAN9252-HBI+. Items discussed in this chapter include:
•Document Layout
•Conventions Used in this Guide
•The Microchip Web Site
•Development Systems Customer Change Notification Service
•Customer Support
•Document Revision History
DOCUMENT LAYOUT
This document describes how to use the EVB-LAN9252-HBI+ as a development tool
for the Microchip LAN9252 EtherCAT® slave controller. The manual layout is as
follows:
•Chapter 1. “Overview” – Shows a brief description of the EVB-LAN9252-HBI+.
•Chapter 2. “Board Details & Configuration” – Includes details and instructions
for using the EVB-LAN9252-HBI+.
•Chapter 3. “Software Development Kit” – Includes details and instructions for
using the LAN9252 EtherCAT® slave stack firmware and SDK framework.
•Appendix A. “Evaluation Board Photo” – This appendix shows the
EVB-LAN9252-HBI+.
•Appendix B. “Evaluation Board Schematics” – This appendix shows the
EVB-LAN9252-HBI+ schematics.
•Appendix C. “Bill of Materials (BOM)” – This appendix includes the
EVB-LAN9252-HBI+ Bill of Materials (BOM).
NOTICE TO CUSTOMERS
All documentation becomes dated, and this manual is no exception. Microchip tools and
documentation are constantly evolving to meet customer needs, so some actual dialogs
and/or tool descriptions may differ from those in this document. Please refer to our web site
(www.microchip.com) to obtain the latest documentation available.
Documents are identified with a “DS” number. This number is located on the bottom of each
page, in front of the page number. The numbering convention for the DS number is
“DSXXXXXA”, where “XXXXX” is the document number and “A” is the revision level of the
document.
For the most up-to-date information on development tools, see the MPLAB®IDE online help.
Select the Help menu, and then Topics to open a list of available online help files.

EVB-LAN9252-HBI+ EtherCAT® Evaluation Board User’s Guide
DS50002333C-page 8 2015-2016 Microchip Technology Inc.
CONVENTIONS USED IN THIS GUIDE
This manual uses the following documentation conventions:
DOCUMENTATION CONVENTIONS
Description Represents Examples
Arial font:
Italic characters Referenced books MPLAB®IDE User’s Guide
Emphasized text ...is the only compiler...
Initial caps A window the Output window
A dialog the Settings dialog
A menu selection select Enable Programmer
Quotes A field name in a window or
dialog
“Save project before build”
Underlined, italic text with
right angle bracket
A menu path File>Save
Bold characters A dialog button Click OK
A tab Click the Power tab
N‘Rnnnn A number in verilog format,
where N is the total number of
digits, R is the radix and n is a
digit.
4‘b0010, 2‘hF1
Text in angle brackets < > A key on the keyboard Press <Enter>, <F1>
Courier New font:
Plain Courier New Sample source code #define START
Filenames autoexec.bat
File paths c:\mcc18\h
Keywords _asm, _endasm, static
Command-line options -Opa+, -Opa-
Bit values 0, 1
Constants 0xFF, ‘A’
Italic Courier New A variable argument file.o, where file can be
any valid filename
Square brackets [ ] Optional arguments mcc18 [options] file
[options]
Curly brackets and pipe
character: { | }
Choice of mutually exclusive
arguments; an OR selection
errorlevel {0|1}
Ellipses... Replaces repeated text var_name [,
var_name...]
Represents code supplied by
user
void main (void)
{ ...
}

Preface
2015-2016 Microchip Technology Inc. DS50002333C-page 9
THE MICROCHIP WEB SITE
Microchip provides online support via our web site at www.microchip.com. This web
site is used as a means to make files and information easily available to customers.
Accessible by using your favorite Internet browser, the web site contains the following
information:
•Product Support – Data sheets and errata, application notes and sample
programs, design resources, user’s guides and hardware support documents,
latest software releases and archived software
•General Technical Support – Frequently Asked Questions (FAQs), technical
support requests, online discussion groups, Microchip consultant program
member listing
•Business of Microchip – Product selector and ordering guides, latest Microchip
press releases, listing of seminars and events, listings of Microchip sales offices,
distributors and factory representatives
DEVELOPMENT SYSTEMS CUSTOMER CHANGE NOTIFICATION SERVICE
Microchip’s customer notification service helps keep customers current on Microchip
products. Subscribers will receive e-mail notification whenever there are changes,
updates, revisions or errata related to a specified product family or development tool of
interest.
To register, access the Microchip web site at www.microchip.com, click on Customer
Change Notification and follow the registration instructions.
The Development Systems product group categories are:
•Compilers – The latest information on Microchip C compilers, assemblers, linkers
and other language tools. These include all MPLAB C compilers; all MPLAB
assemblers (including MPASM assembler); all MPLAB linkers (including MPLINK
object linker); and all MPLAB librarians (including MPLIB object librarian).
•Emulators – The latest information on Microchip in-circuit emulators.This
includes the MPLAB REAL ICE and MPLAB ICE 2000 in-circuit emulators.
•In-Circuit Debuggers – The latest information on the Microchip in-circuit
debuggers. This includes MPLAB ICD 3 in-circuit debuggers and PICkit 3 debug
express.
•MPLAB IDE – The latest information on Microchip MPLAB IDE, the Windows
Integrated Development Environment for development systems tools. This list is
focused on the MPLAB IDE, MPLAB IDE Project Manager, MPLAB Editor and
MPLAB SIM simulator, as well as general editing and debugging features.
•Programmers – The latest information on Microchip programmers. These include
production programmers such as MPLAB REAL ICE in-circuit emulator, MPLAB
ICD 3 in-circuit debugger and MPLAB PM3 device programmers. Also included
are nonproduction development programmers such as PICSTART Plus and
PIC-kit 2 and 3.
CUSTOMER SUPPORT
Users of Microchip products can receive assistance through several channels:
• Distributor or Representative
• Local Sales Office
• Field Application Engineer (FAE)
• Technical Support

EVB-LAN9252-HBI+ EtherCAT® Evaluation Board User’s Guide
DS50002333C-page 10 2015-2016 Microchip Technology Inc.
Customers should contact their distributor, representative or field application engineer
(FAE) for support. Local sales offices are also available to help customers. A listing of
sales offices and locations is included in the back of this document.
Technical support is available through the web site at:
http://www.microchip.com/support
DOCUMENT REVISION HISTORY
Revision Section/Figure/Entry Correction
DS50002333C (06-17-16) All Updated board name to “EVB-LAN9252-HBI+”
throughout document.
Figure 1-1 Updated figure to include UART, Temp. Sensor,
DAC, and ADC.
Chapter 2. “Board
Details & Configuration”
Updated Figures 1, 5, 6, 7, and 10. Added new Fig-
ure 2.
Updated Tables 13, 14, 15, 21.
2.1.1 “+5V Power” Removed power supply manufacturer and part num-
ber.
2.6 “Additional Features” Added new section with new features.
Chapter 3. “Software
Development Kit”
Updated figures throughout chapter.
Appendix A. “Evaluation
Board Photo”
Updated appendix with new photos.
Appendix B. “Evaluation
Board Schematics”
Updated appendix with new schematics.
Appendix C. “Bill of
Materials (BOM)”
Updated appendix with updated BOM.
DS50002333B (05-12-15) All Updated board name to “EVB-LAN9252-HBI”
throughout document, corrected misc. typos and
grammatical errors.
Section 1.2 “References” Updated list of application notes.
Section 2.4.4 “DIGIO/HBI/
SPI+GPIO Selection”
Added additional information on DIGIO mode.
Table 2-13, Table 2-14,
and Table 2-15
Simplified table and added note under each table for
clarity.
DS50002333A (02-27-15) Initial Release of Document

EVB-LAN9252-HBI+
ETHERCAT® EVALUATION BOARD
USER’S GUIDE
2015-2016 Microchip Technology Inc. DS50002333C-page 11
Chapter 1. Overview
1.1 INTRODUCTION
The LAN9252 is a 2-port EtherCAT® Slave Controller (ESC) with dual integrated Ether-
net PHYs which each contain a full-duplex 100BASE-TX transceiver and support
100Mbps (100BASE-TX) operation. 100BASE-FX is supported via an external fiber
transceiver.
Each port receives an EtherCAT® frame, performs frame checking and forwards it to
the next port. Time stamps of received frames are generated when they are received.
The Loop-back function of each port forwards the frames to the next logical port if there
is either no link at a port, if the port is not available, or if the loop is closed for that port.
The Loop-back function of port 0 forwards the frames to the EtherCAT® Processing
Unit. The loop settings can be controlled by the EtherCAT® master.
Packets are forwarded in the following order:
Port 0 -> EtherCAT® Processing Unit -> Port 1 -> Port 2.
The EtherCAT® Processing Unit (EPU) receives, analyzes and processes the Ether-
CAT® data stream. The main purpose of the EtherCAT® Processing unit is to enable
and coordinate access to the internal registers and the memory space of the ESC,
which can be addressed both from the EtherCAT® master and from the local applica-
tion. Data exchange between master and slave applications is comparable to a
dual-ported memory (process memory), enhanced by special functions for consistency
checking (SyncManager) and data mapping (FMMU). Each FMMU performs bitwise
mapping of logical EtherCAT® system addresses to physical device addresses.
The scope of this document is to describe the EVB-LAN9252-HBI+ setup, which sup-
ports a HBI/SPI+GPIO Interface and corresponding jumper configurations. The
LAN9252 is connected to an RJ45 Ethernet jack with integrated magnetics for
100BASE-TX connectivity. A simplified block diagram of the EVB-LAN9252-HBI+ is
shown in Figure 1-1.

EVB-LAN9252-HBI+ EtherCAT® Evaluation Board User’s Guide
DS50002333C-page 12 2015-2016 Microchip Technology Inc.
FIGURE 1-1: EVB-LAN9252-HBI+ BLOCK DIAGRAM
Microchip
LAN9252
EEPROM
EVB-LAN9252-HBI+
100BASE-TX
Ethernet
Magnetics &
RJ45
100BASE-TX
Ethernet
Magnetics &
RJ45
Straps
Port 0 Port 1
Crystal
Power
Supply
Module
Ethernet Ethernet
5V
HBI or SPI+GPIO
Selection
HBI Mode
Selection
Board to Board Connector
Board to Board Connector
Onboard Soc
PIC32MX795F512L
SPI/SQI/I2C
AARDVARK
Fiber-
SFP
Port 0
Fiber-
SFP
Port 1
UART Temp
Sensor DAC ADC

Overview
2015-2016 Microchip Technology Inc. DS50002333C-page 13
1.2 REFERENCES
Concepts and material available in the following documents may be helpful when read-
ing this document. Visit www.microchip.com for the latest documentation.
• LAN9252 Data Sheet
• AN 8.13 Suggested Magnetics
• EVB-LAN9252-HBI+ Schematics
• The following application notes:
- AN1916 Integrating Microchip’s LAN9252 SDK with Beckhoff’s EtherCAT®
SSC
- AN1920 Microchip LAN9252 EEPROM Configuration and Programming
- AN1907 Microchip LAN9252 Migration from Beckhoff ET1100

1.3 TERMS AND ABBREVIATIONS
IDE - Integrated Development Environment
ESC - EtherCAT® Slave Controller
EVB - Engineering Validation Board
HAL - Hardware Abstraction Layer
HBI - Host Bus Interface
SPI - Serial Protocol Interface
SSC - Slave Stack Code

EVB-LAN9252-HBI+
ETHERCAT® EVALUATION BOARD
USER’S GUIDE
2015-2016 Microchip Technology Inc. DS50002333C-page 14
Chapter 2. Board Details & Configuration
This chapter includes sub-sections on the following EVB-LAN9252-HBI+ details:
•Power
• Resets
• Clock
• Configuration
• Additional Features
• Limitations
• Mechanicals
2.1 POWER
2.1.1 +5V Power
Power is supplied to the LAN9252 by a +3.3V on-board regulator, which is powered by
a +5V external wall adapter. The LAN9252 includes an internal +1.2V regulator which
supplies power to the internal core logic. Assertion of the D1 Green LED indicates suc-
cessful generation of +3.3V o/p. The SW1 switch must be in the ON position for the +5V
to power the +3.3V regulator.
2.2 RESETS
2.2.1 Power-on Reset
A power-on reset occurs whenever power is initially applied to the LAN9252 or if the
power is removed and reapplied to the LAN9252. This event resets all circuitry within
the LAN9252. After initial power-on, the LAN9252 can be reset by pressing the reset
switch SW2. The reset LED D2 will assert (red) when the LAN9252 is in reset condition.
For stability, a delay of approximately 180ms is added from the +3.3V o/p to reset
release.
2.2.2 Reset Out
The LAN9252 reset pin can be configured as an output to reset the SoC. The RST# pin
becomes an open-drain output and is asserted for the minimum required time of 80ms.
2.2.3 GPIO Reset
The EVB-LAN9252-HBI+ provides the option to reset the LAN9252 through a PIC
GPIO pin [95(RG14)]. The SW10 switch is used for this selection, as shown in
Table 2 -1 .
TABLE 2-1: RESET CONFIGURATION SWITCH
Switch Short Pins Knob Position Function
SW10 1-3 1-2 System Reset (SYS_RESETN) (Default)
SW10 1-2 1-3 GPIO Reset (RST_GPIO)

Board Details & Configuration
2015-2016 Microchip Technology Inc. DS50002333C-page 15
2.3 CLOCK
The EVB-LAN9252-HBI+ utilizes an external 25MHz 25ppm crystal from Cardinal
Components Inc. (P/N: CSM1Z-A5B2C5-40-25.0D18-F).
2.4 CONFIGURATION
The following sub-sections describe the various board features and configuration set-
tings. A top view of the EVB-LAN9252-HBI+ is shown in Figure 2-1. Figure 2-2 details
new features.
FIGURE 2-1: EVB-LAN9252-HBI+ TOP VIEW WITH CALLOUTS

EVB-LAN9252-HBI+ EtherCAT® Evaluation Board User’s Guide
DS50002333C-page 16 2015-2016 Microchip Technology Inc.
FIGURE 2-2: EVB-LAN9252-HBI+ TOP VIEW NEW FEATURE CALLOUTS
2.4.1 Strap Options
2.4.1.1 CHIP MODE SELECTION
Table 2-2 details the LAN9252 chip mode configuration straps.
2.4.1.2 EEPROM SIZE CONFIGURATION
The EEPROM size configuration strap (J5 & J8) determines the supported EEPROM
size range. A low selects 1Kbits (128 x 8) through 16Kbits (2K x 8)_24C16. A high
selects 32Kbits (4K x 8) through 512Kbits (64K x 8) or 4Mbits (512K x 8)_24C512.
2.4.1.3 COPPER AND FIBER STRAPS
The LAN9252 supports 100BASE-TX (Copper) and 100BASE-FX (Fiber) modes. In
100BASE-FX operation, the presence of the receive signal is indicated by the external
transceiver as either an open-drain, CMOS level, Loss of Signal (SFP) or a LVPECL
Signal Detect (SFF).
TABLE 2-2: CHIP MODE CONFIGURATION STRAP
Header Description Pins Settings
J4,J6,J7,J9 Chip mode configuration strap
inputs. This strap determines
the number of active ports and
port types.
1-2
2-3
Short 1-2 for high (pull-up)
(Not supported in this EVB)
Short 2-3 for low (pull-down) (default)
Note: This EVB supports Chip mode 00 which is 2-port mode, where Port 0 = PHY
A and Port 1 = PHY B. This requires J4, J6, J7, and J9 to be pulled-down
(2-3) shorted. All other configurations are not supported with this EVB.
TABLE 2-3: EEPROM SIZE CONFIGURATION STRAP
Header Description Pins Settings
J5, J8 EEPROM size configuration
strap inputs. This strap deter-
mines the supported
EEPROM size range.
1-2
2-3
Short 1-2 for high (pull-up) (default)
Short 2-3 for low (pull-down)

Board Details & Configuration
2015-2016 Microchip Technology Inc. DS50002333C-page 17
This EVB supports 100BASE-TX (Copper) and SFP 100BASE-FX (Fiber) modes. By
default Copper Mode is active. Fiber Mode is supported as an assembly option. To
select the Copper or Fiber Mode, the respective strap and signal routing resister
assembly options must to be configured.
2.4.1.3.1 Copper Mode
The EVB-LAN9252-HBI+ is set to Copper Mode by default. Table 2-4 details the
required strap resistor settings for Copper Mode operation.
Additionally, the signal routing resistors detailed in Table 2-5 must be assembled for
Copper Mode operation.
2.4.1.3.2 Fiber Mode
The EVB-LAN9252-HBI+ support SFP type 100BASE-FX. To enable Fiber Mode, the
respective strap and signal routing resistors must be configured.
Table 2-6 details the required strap resistor settings for Fiber Mode operation.
Additionally, the signal routing resistors detailed in Table 2-7 must be assembled for
Fiber Mode operation.
Note: Vendor part number for SFP: Finisar/FTLF1217P2
TABLE 2-4: COPPER MODE STRAP RESISTORS
Resistors Description
R79 (10K) Configures Port 0 & 1 to Copper Mode
R76, R80 (10K) Configures Port 0 and Port 1 to Copper Mode, respectively
Note: R75, R77, and R78 must not be populated (DNP).
TABLE 2-5: COPPER MODE SIGNAL ROUTING RESISTORS
Resistors Description
R17, R19, R21, R23 Port 0 Copper Mode enabled
R31, R33, R35, R37 Port 1 Copper mode enabled
Note: R16, R18, R20, R22, R30, R32, R34, and R36 (0402 package) must not be
populated (DNP).
Note: Copper Mode related resistors must be DNP while Fiber Mode is active
(See Section 2.4.1.3.1 “Copper Mode”).
TABLE 2-6: FIBER MODE STRAP RESISTORS
Resistors Description
R77 (10K) Configures Port 0 & 1 to FX-LOS Mode
R75, R78 (10K) Configures Port 0 and Port 1 to Fiber Mode, respectively
Note: R76, R79, and R80 must not be populated (DNP).
TABLE 2-7: FIBER MODE SIGNAL ROUTING RESISTORS
Resistors Description
R16, R18, R20, R22 Port 0 Fiber Mode enabled
R30, R32, R34, R36 Port 1 Fiber mode enabled

EVB-LAN9252-HBI+ EtherCAT® Evaluation Board User’s Guide
DS50002333C-page 18 2015-2016 Microchip Technology Inc.
2.4.1.3.3 FX-LOS Fiber Mode Strap
FX-LOS strap details are shown in Table 2-8. These strap settings determine if the
ports are to operate in FX-LOS Fiber Mode or FX-SD/Copper Mode.
2.4.2 LED Indicators
The D3 and D4 LEDs are used to indicate the Link/Activity status on the corresponding
EVB ports, as detailed in Table 2-9. The Link/Act LED should be ON at each port when
the cable is present. If the Link/Act LED is not ON, it indicates there is an issue with the
connection or cable.
Additionally, the D5 LED is used as a RUN indicator (green) to show the AL status of
the EtherCAT® State Machine (ESM), as detailed in Table 2-10.
Note: R17, R19, R21, R23, R31, R33, R35, and R37 (0402 package) must not be
populated (DNP).
TABLE 2-8: FX-LOS MODE STRAP SETTINGS
R77 (10K) R79 (10K) Reference
Voltage (V) Function
Populate DNP 3.3 A level above 2V selects FX-LOS for Port 0 and
Port 1
Populate Populate 1.5 A level greater than 1.5V and below 2V selects
FX-LOS for Port 0 and FX-SD / copper twisted
pair for Port 1, further determined by FXSDB
DNP Populate 0 (Default) A level of 0V selects FX-SD / copper twisted pair
for Ports 0 and 1, further determined by FXSDA
and FXSDB
Note: The above strap details describe the LAN9252 function. This EVB does not
support SFF Fiber Mode. Therefore, FX-SD related straps are not applica-
ble.
TABLE 2-9: D3 AND D4 LINK/ACTIVITY LED STATUS INDICATORS
State Description
Off Link is down
Flashing Green Link is up with activity
Steady Green Link is up with no activity
TABLE 2-10: D5 RUN LED STATUS INDICATOR
State Description
Off The device is in the INITIALIZATION state
Blinking (on 200ms, off 200ms) The device is in the PRE-OPERATIONAL state
Single Flash (on 200ms, off 1000ms) The device is in the SAFE-OPERATIONAL state
On The device is in the OPERATIONAL state
Flickering (on 50ms, off 50ms) The device is booting and has not yet entered
the INITIALIZATION state, or the device is in the
BOOTSTRAP state and firmware download is in
progress. (Optional. Off when not implemented.)

Board Details & Configuration
2015-2016 Microchip Technology Inc. DS50002333C-page 19
2.4.3 EEPROM Switch
The EVB-LAN9252-HBI+ utilizes 0x50 (7-bit) I2C slave addressing. The SW3 switch
can be used to select the A0, A1, and A2 address bits, as shown in Figure 2-3 and
Table 2-11. The eighth bit of the slave address determines if the master device wants
to read or write to the EEPROM (24FC512).
FIGURE 2-3: SLAVE ADDRESS ALLOCATION
2.4.4 DIGIO/HBI/SPI+GPIO Selection
The EVB-LAN9252-HBI+ supports three LAN9252 configurations:
• DIGIO Mode
•HBIMode
• SPI + 16 GPIO Mode
DIGIO and HBI modes use the same switch configuration. The DIGIO/HBI or
SPI+GPIO configuration is selected using the DPDT SW11 to SW21 switches. By
default, the EVB is set to DIGIO mode and no code is programmed to the on-board
PIC32MX. In DIGIO mode, headers P1 and P2 can be used to probe the input and out-
put control signals. It is not possible to configure the input or see to output on the LED
on the EVB. Refer to Table 2-22 for a mapping of the DIGIO signals on the P1 and P2
headers.
TABLE 2-11: EEPROM SWITCH
Switch Description Settings
SW3 I2C EEPROM address selection switch
(A0, A1, A2). See Figure 2-3.
ON for logic 0 (default)
OFF for logic 1
R/W AA1 A00A20 11
Start Read/Write
Slave Address
Note: The PDI configuration which is selected in hardware must match with the
PDI configuration that is chosen in the EtherCAT SDK during the SSC inte-
gration process. An appropriate PDI configuration must be set in the ESC
configuration area of the EEPROM.
TABLE 2-12: HBI/SPI+GPIO SWITCH CONFIGURATIONS
Switch Description Settings
SW11 to SW21 Up DIGIO/HBI Mode (Default)
SW11 to SW21 Down SPI+GPIO Mode

EVB-LAN9252-HBI+ EtherCAT® Evaluation Board User’s Guide
DS50002333C-page 20 2015-2016 Microchip Technology Inc.
FIGURE 2-4: SW11-SW21 DIGIO/HBI/SPI+GPIO MODE SELECTION
2.4.4.1 HBI MODE SELECTION
The LAN9252 supports six HBI modes. These six HBI modes (Multiplexed Modes and
Indexed Modes) can be selected using the SPST switches (P/N: 450301014042-Wurth
Electronics) SW5 through SW9 and SW22 through SW25. Through the switches the
LAN9252 HBI signals are connected to the SoC.
2.4.4.1.1 Multiplexed Modes
The following four HBI Multiplexed Modes are supported:
1. 8-bit Multiplexed single-phase mode
2. 16-bit Multiplexed single-phase mode
3. 8-bit Multiplexed dual-phase mode
4. 16-bit Multiplexed dual-phase mode
Each HBI Multiplexed Mode requires an updated ESI file, EEPROM and PDI driver with
configured SSC to be programmed to the PIC32MX. For additional software informa-
tion, refer to Chapter 3. “Software Development Kit”.
Figure 2-5 details the switch selection for Multiplexed Mode. All four Multiplexed Modes
utilize the same switch positions.
FIGURE 2-5: MULTIPLEXED HBI MODE SELECTION
Table 2-13 details the switch selection for Multiplexed Mode.
DIGIO/HBI Mode
SPI+GPIO Mode
Note: For switch P/N: 450301014042, pin 1 is at the middle of the switch. To short
1-2, knob position must be in the 1-3 position, and vice versa.
TABLE 2-13: MULTIPLEXED HBI MODE SELECTION
Switch Switch Knob Position Start Destination
SW5 Down A0_AD15 A0_CONFIG3
SW6 Up RD_RDWR GPMC_DIR
SW7 Down ALELO_A1 A1_CONFIG3
SW8 Down WR_ENB GPMC_DE0N_CLE
SW9 Down ALEHI_A2 A2_CONFIG3
SW24 Up A0_CONFIG3 GPMC_A0_ALE
SW25 Up A1_CONFIG3 GPMC_A1_ALEHI