Intersil ISL6443AEVAL2Z Installation and operating instructions

1
®
AN1391.0
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 1-888-468-3774 |Intersil (and design) is a registered trademark of Intersil Americas Inc.
Copyright Intersil Americas Inc. 2008. All Rights Reserved
All other trademarks mentioned are the property of their respective owners.
Using the ISL6443AEVAL2Z Evaluation Board
Using the Evaluation Board
The ISL6443A is a high performance triple-output controller
offering control and protection features for 2 synchronous
buck PWMs and 1 linear regulator.
The ISL6443A evaluation board highlights the operation of
the IC in an embedded DC/DC converter application. Table 1
shows the available evaluation board.
Recommended Test Equipment
• A 12V, 5A capable power supply
• An electronic load
• Four channel oscilloscope with probes
• Precision digital multimeters
Power and Load Connections
Input Voltage
To connect a +12V power supply to the evaluation board,
connect the positive lead of the power supply to the VIN (P1)
post and the ground lead of the supply to the GND (P2) post.
The input voltage to the linear controller is already taken
from the 1.8V output of VOUT2.
Output Adjustment
Change the respective output voltage feedback resistors to
modify the output voltage using Equation 1:
Soft-Start and Shutdown
The soft-start capacitors can be adjusted for sequencing of
the output voltages, PWM start-up tracking, and/or to adjust
the start-up current required to charge the output capacitors.
To independently shutdown the PWMs, the SD1 or SD2 pin
can be pulled to GND using the on-board posts, P9 and P10
respectively.
Power Good
When both PWMs are within ±10% of their set value and the
linear regulator output is within 75% of its set value, the
PGOOD signal will go high. The open drain PGOOD pin is
pulled HIGH to VCC_5V on the board. The PGOOD circuitry
monitors the FBx pin of each regulated output to determine if
the outputs are in regulation. PGOOD can be monitored at
post P8.
Overcurrent Protection
The overcurrent thresholds can be adjusted on the
ISL6443A evaluation board. The current sense resistors,
ISENSE, are set at 1.0kΩ. The overcurrent set resistor is
95.3kΩ. The overcurrent trip point can be adjusted by
modifying ROCSET, R5and R10:
ROCSET is the overcurrent set resistor, RCS is the current
sense resistor, IOC is the desired overcurrent trip point, and
rDS(ON) is the ON-resistance of the respective PWM’s lower
MOSFET. Refer to the ISL6443A Data Sheet for more
information on how to select the current sense and
overcurrent select resistors.
TABLE 1. EVALUATION BOARDS
BOARD NAME IC PACKAGE
ISL6443AEVAL2Z ISL6443AIRZ 28 Ld QFN
VOUT1 0.8 1 R1
R2
-------
+
⎝⎠
⎜⎟
⎛⎞
⋅=VOUT2 0.8 1 R3
R4
-------
+
⎝⎠
⎜⎟
⎛⎞
⋅=
VOUT3 0.8 1 R6
R11
----------
+
⎝⎠
⎜⎟
⎛⎞
⋅=(EQ. 1)
tSS PWM1()
C20.8V
5μA
------------
⋅=tSS PWM2()
C30.8V
5μA
------------
⋅=
(EQ. 2)
ROCSET 7R
CS
⋅
IOC rDS ON()
⋅
-------------------------------------
=(EQ. 3)
Application Note March 10, 2008

2AN1391.0
March 10, 2008
ISL6443AEVAL2Z Schematic
+1.8V, 2A
+3.3V, 2A
PGOOD
+1.2V, 0.2A
+12V
GND
GND
GND
SD1
SD2
GND
C21
10uF
C21
10uF
P6
GND
P6
GND
C34
DNP
C34
DNP
R12
5.11k
R12
5.11k
P8
GND
P8
GND
C3
0.01uF
C3
0.01uF
Q3
IRLML6401
Q3
IRLML6401
L1
6.8uH, 27mOhm
DO3316P-682ML
L1
6.8uH, 27mOhm
DO3316P-682ML L2
6.8uH, 27mOhm
DO3316P-682ML
L2
6.8uH, 27mOhm
DO3316P-682ML
R2
324
R2
324
Q1A
FDS6912A
Q1A
FDS6912A
R1
1K
R1
1K
C4
10uF
C4
10uF
P7
+1.2V
P7
+1.2V
C33
DNP
C33
DNP
R3
1k
R3
1k
C2
0.01uF
C2
0.01uF
C30
220uF, 10V, 40mOhm
10TPB220M
C30
220uF, 10V, 40mOhm
10TPB220M
R7
1k
R7
1k
C6
1uF
C6
1uF
R8
100
R8
100
P9
SD1
P9
SD1
P11
PGOOD
P11
PGOOD
P3
+3.3V
P3
+3.3V
D1
BAT54HT1
D1
BAT54HT1
C7
0.1uF
C7
0.1uF
R11
2k
R11
2k
C5
0.1uF
C5
0.1uF
P4
GND
P4
GND
R6
1k
R6
1k
C1
4.7uF
C1
4.7uF
R10
95.3k
R10
95.3k
C20
10uF
C20
10uF
Q2A
FDS6912A
Q2A
FDS6912A
Q2BQ2B
C31
220uF, 10V, 40mOhm
10TPB220M
C31
220uF, 10V, 40mOhm
10TPB220M
C32
10uF
C32
10uF
R4
806
R4
806
P2
GND
P2
GND
R5
95.3k
R5
95.3k
P1
+12V
P1
+12V
U1
ISL6443AIRZ
U1
ISL6443AIRZ
UGATE1
23 PHASE1
22 ISEN1
21 LGATE1
25 PGND
20 FB1
15 SGND
14
SD1
19 SS1 18 OCSET1 16 FB3 12 GATE3 13 OCSET2
7SS2 6
SD2 5
SGND 9
FB2 8
LGATE2 26
ISEN2 2
PHASE2 1
UGATE2 28
BOOT2 27
VCC_5V 4
VIN 10
SGND 17
SYNC 11
PGOOD 3
BOOT1 24
SGND
29
P10
SD1
P10
SD1
Q1BQ1B
R9
1k
R9
1k P5 +1.8V
P5
+1.8V
D2
BAT54HT1
D2
BAT54HT1
Application Note 1391

3AN1391.0
March 10, 2008
ISL6443AEVAL2Z Bill of Materials
ITEM REFERENCE QTY PART NUMBER PART TYPE DESCRIPTION VENDOR
1 P1 to P12 12 1514-2 Test Point Turret 0.281 Height Keystone
2 D1, D2 2 BAT54HT1G Diode, Schottky 30V, 200mA On Semi
3 C4 1 C1608X5R0J106 Cap, Ceramic, X5R 10µF, 6.3V, 0603, X5R TDK
4 C30, C31 2 10TPB220M Cap, POSCAP 220µF, 10V Panasonic
5 C20, C21 2 C3225X5R1C106KT Cap, Ceramic, 1210 10µF, 16V, 1210, X5R TDK
6 L1, L2 2 DO3316P-682ML SMT Power Inductor 6.8µH, ±20%, 4.6A, 27mΩCoilcraft
7 C1 1 Capacitor, Ceramic, 0603 4.7µF, 20%, 6.3V, 0603 Generic
8 Q1, Q2 2 FDS6912A Dual NFET 6A, 30V, Dual NFET, SO8 Fairchild
9 C5, C7 2 Cap, Ceramic, 0603 0.1µF, 10%, 16V Generic
C2, C3 2 Cap, Ceramic, 0603 0.01µF, 10%, 16V Generic
10 C6 1 Cap, Ceramic, 0603 1.0µF, 10%, 16V Generic
11 C32 1 Cap, Ceramic, 0805 10µF, 10%, 6.3V Generic
12 C33, C34 2 NOT POPULATED -
13 R8 1 Resistor, Film 100Ω, 0603, 1%, 1/16W Generic
14 R1, R3, R6, R7, R9 5 Resistor, Film 1kΩ, 0603, 1%, 1/16W Generic
15 R11 1 Resistor, Film 2kΩ, 0603, 1%, 1/16W Generic
16 R2 1 Resistor, Film 324Ω, 0603, 1%, 1/16W Generic
17 R5, R10 1 Resistor, Film 95.3kΩ, 0603, 1%, 1/16W Generic
18 R12 1 Resistor, Film 5.11kΩ, 0603, 1%, 1/16W Generic
19 R4 1 Resistor, Film 806Ω, 0603, 1%, 1/16W Generic
20 Q3 1 IRLML6401PBF Single NFET Power MOSFET IR
21 U1 1 ISL6443AIRZ 300kHz, Dual PWM
Controller Intersil
ISL6443AEVAL2Z Layout
FIGURE 1. TOP SILK FIGURE 2. TOP LAYER
ISL6443AEVAL2Z
ISL6443AEVAL2Z
Application Note 1391

4
Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to
verify that the Application Note or Technical Brief is current before proceeding.
For information regarding Intersil Corporation and its products, see www.intersil.com
AN1391.0
March 10, 2008
FIGURE 3. LAYER 2 FIGURE 4. LAYER 3
FIGURE 5. BOTTOM LAYER FIGURE 6. BOTTOM SILK
ISL6443AEVAL2Z Layout (Continued)
Application Note 1391