LG 42PN450D-ZA User manual

North/Latin America http://aic.lgservice.com
Europe/Africa http://eic.lgservice.com
Asia/Oceania http://biz.lgservice.com
Internal Use Only
Printed in KoreaP/NO : MFL67682001 (1211-REV00)
CHASSIS : PD31B
MODEL : 42PN450D 42PN450D-ZA
CAUTION
BEFORE SERVICING THE CHASSIS,
READ THE SAFETY PRECAUTIONS IN THIS MANUAL.
PLASMA TV
SERVICE MANUAL

- 2 - LGE Internal Use OnlyCopyright © LG Electronics. Inc. All rights reserved.
Only for training and service purposes
CONTENTS
CONTENTS .............................................................................................. 2
SAFETY PRECAUTIONS ........................................................................ 3
SPECIFICATION ....................................................................................... 4
ADJUSTMENT INSTRUCTION ................................................................ 6
BLOCK DIAGRAM.................................................................................. 14
EXPLODED VIEW .................................................................................. 15
SCHEMATIC CIRCUIT DIAGRAM ..............................................................

- 3 - LGE Internal Use OnlyCopyright © LG Electronics. Inc. All rights reserved.
Only for training and service purposes
Many electrical and mechanical parts in this chassis have special safety-related characteristics. These parts are identified by in the
Schematic Diagram and Exploded View.
It is essential that these special safety parts should be replaced with the same components as recommended in this manual to prevent
Shock, Fire, or other Hazards.
Do not modify the original design without permission of manufacturer.
General Guidance
An isolation Transformer should always be used during the
servicing of a receiver whose chassis is not isolated from the AC
power line. Use a transformer of adequate power rating as this
protects the technician from accidents resulting in personal injury
from electrical shocks.
It will also protect the receiver and it's components from being
damaged by accidental shorts of the circuitry that may be
inadvertently introduced during the service operation.
If any fuse (or Fusible Resistor) in this TV receiver is blown,
replace it with the specified.
When replacing a high wattage resistor (Oxide Metal Film Resistor,
over 1 W), keep the resistor 10 mm away from PCB.
Keep wires away from high voltage or high temperature parts.
Before returning the receiver to the customer,
always perform an AC leakage current check on the exposed
metallic parts of the cabinet, such as antennas, terminals, etc., to
be sure the set is safe to operate without damage of electrical
shock.
Leakage Current Cold Check(Antenna Cold Check)
With the instrument AC plug removed from AC source, connect an
electrical jumper across the two AC plug prongs. Place the AC
switch in the on position, connect one lead of ohm-meter to the AC
plug prongs tied together and touch other ohm-meter lead in turn to
each exposed metallic parts such as antenna terminals, phone
jacks, etc.
If the exposed metallic part has a return path to the chassis, the
measured resistance should be between 1 MΩand 5.2 MΩ.
When the exposed metal has no return path to the chassis the
reading must be infinite.
An other abnormality exists that must be corrected before the
receiver is returned to the customer.
Leakage Current Hot Check (See below Figure)
Plug the AC cord directly into the AC outlet.
Do not use a line Isolation Transformer during this check.
Connect 1.5 K / 10 watt resistor in parallel with a 0.15 uF capacitor
between a known good earth ground (Water Pipe, Conduit, etc.)
and the exposed metallic parts.
Measure the AC voltage across the resistor using AC voltmeter
with 1000 ohms/volt or more sensitivity.
Reverse plug the AC cord into the AC outlet and repeat AC voltage
measurements for each exposed metallic part. Any voltage
measured must not exceed 0.75 volt RMS which is corresponds to
0.5 mA.
In case any measurement is out of the limits specified, there is
possibility of shock hazard and the set must be checked and
repaired before it is returned to the customer.
Leakage Current Hot Check circuit
IMPORTANT SAFETY NOTICE
To Instrument's
exposed
METALLIC PARTS
Good Earth Ground
such as WATER PIPE,
CONDUIT etc.
AC Volt-meter
SAFETY PRECAUTIONS

- 4 - LGE Internal Use OnlyCopyright © LG Electronics. Inc. All rights reserved.
Only for training and service purposes
SPECIFICATION
NOTE : Specifications and others are subject to change without notice for improvement .
1. Application range
This spec sheet is applied all of the PDP TV with PD31B chassis.
2. Requirement for Test
Each part is tested as below without special appointment.
(1) Temperature: 25 °C ± 5 °C(77 °F ± 9 °F), CST: 40 °C ± 5 °C
(2) Relative Humidity: 65 % ± 10 %
(3) Power Voltage
: Standard input voltage (AC 100-240 V~, 50/60 Hz)
* Standard Voltage of each products is marked by models.
(4) Specification and performance of each parts are followed each drawing and specification by part number in accordance with
BOM.
(5) The receiver must be operated for about 5 minutes prior to the adjustment.
3. Test method
(1) Performance: LGE TV test method followed
(2) Demanded other specification
- Safety : CE, IEC specification
- EMC : CE, IEC
4. Module General Specification
- 42" 2D HD
No Item Specication Remark
1 Display Screen Device 106 cm (42 inch) wide Color Display Module PDP
2 Aspect Ratio 16:9
3 PDP Module PDP42T4####,
RGB Closed (Well) Type, Glass Filter (38%)
Pixel Format: 1024 horiz. By 768 ver.
4 Operating Environment 1) Temp. : 0 ~ 40 deg
2) Humidity : 20 ~ 80%
LGE SPEC
5 Storage Environment 1) Temp. : -20 ~ 60 deg
2) Humidity : 10 ~ 90 %
6 Input Voltage AC100 ~ 240V, 50/60Hz Maker LG

- 5 - LGE Internal Use OnlyCopyright © LG Electronics. Inc. All rights reserved.
Only for training and service purposes
No Item Specication Remark
1 Market Albania, Austria, Belgium, Bosnia, Bulgaria, Coratia,
Czech, Denmark, Estonia, Finland, France, Germany,
Greece, Hungary, Ireland, Italy, Kazakhstan, Latvia,
Lithuania, Luxembourg, Morocco, Netherlands,
Norway, Poland, Portugal, Romania, Russia, Serbia,
Slovenia, Spain, Sweden, Slovakia, Switzerland,
Turkey, Ukraine, UK
36 Country
Australia, New Zealand, Malaysia, Indonesia,
Singapore, South Africa, Israel, Iran, Vietnam, Kenya,
Asia,Non-EU analog, CHINA(cormmercial)
Non-EU
2 Broadcasting system 1) PAL/SECAM BG
2) PAL/SECAM DK
3) PAL I / II
4) SECAM L/L’
5) DVB T
6) DVB C
7) DVB T2
8) DVB S2
Programme Coverage (EU)
Digital TV
- PD31B/C are not support SECAM L/L`
- Only PD31B support DVB-T2
- Only PD31C support DVB-S2
Analogue TV
VHF: E2 to E12, UHF: E21 to E69,
CATV: S1 to S20, HYPER: S21 to S47
1) PAL/SECAM BG
2) PAL/SECAM DK
3) PAL I
4) NTSC M
5) DVB T
Programme Coverage (NON-EU)
Digital TV
VHF 04 to 13, UHF 27 to 69
Analogue TV
VHF/UHF 1 to 78, CATV 01 to 71
3 Receiving system Analog : Upper Heterodyne
Digital : COFDM
4 Scart Jack (1EA) PAL, SECAM EU ONLY
5 Component Input (1EA) Y/Cb/Cr, Y/ Pb/Pr
6 RGB Input (1EA) RGB-PC Commercial Model ONLY
7 RS232C (1EA) SVC Commercial Model ONLY
8 AV (2EA) CVBS ( Hybrid :1) EU model have 1 AV ( Hybrid)
9 HDMI Input (2 or 3EA) HDMI-PC
HDMI-DTV
HDMI/PC 1, HDMI2
10 Audio Input (1EA) DVI Audio, Component L/R Input
11 SPDIF Out (1 EA) SPDIF Out
12 USB (1EA) for SVC, S/W Download, DivX
13 LAN only DVB-T2 (UK, Irend) Model
14 PCMCI (1EA) DVB-T/C Decryption Interface, CI+ EU ONLY
5. Model General Specification

- 6 - LGE Internal Use OnlyCopyright © LG Electronics. Inc. All rights reserved.
Only for training and service purposes
ADJUSTMENT INSTRUCTION
1. Application Range
This spec. sheet applies to PD31B chassis applied PDP TV all
models manufactured in TV factory.
2. Designation
(1) The adjustment is according to the order which is
designated and which must be followed, according to the
plan which can be changed only on agreeing.
(2) Power adjustment : Free Voltage.
(3) Magnetic Field Condition: Nil.
(4) Input signal Unit: Product Specification Standard.
(5) Reserve after operation: Above 5 Minutes (Heat Run)
Temperature : at 25 °C ± 5 °C
Relative humidity : 65 % ± 10 %
Input voltage : 220V, 60Hz
(6) Adjustment equipments : Color Analyzer (CA-210 or
CA-110), DDC Adjustment Jig equipment, SVC remote
controller.
(7) The receiver must be operated for about 5 minutes prior to
the adjustment when module is in the circumstance of over
15
- In case of keeping module is in the circumstance of 0°C, it
should be placed in the circumstance of above 15°C for 2
hours.
- In case of keeping module is in the circumstance of below
-20°C, it should be placed in the circumstance of above
15°C for 3 hours.
■ After RGB Full White in HEAT-RUN Mode, the receiver must
be operated prior to the adjustment.
■ Enter into HEAT-RUN MODE
1) Press the POWER ON KEY on R/C for adjustment.
2) OSD display and screen display PATTERN MODE.
●Set is activated HEAT run without signal generator in this
mode.
●Single color pattern ( WHITE ) of HEAT RUN MODE uses to
check panel.
●Caution : If you turn on a still screen more than 20 minutes
(Especially digital pattern, cross hatch pattern), an
after image may be occur in the black level part of
the screen.
(8) Push The “IN STOP KEY” – For memory initialization.
3. Main PCB check process
* APC - After Manual-Insult, executing APC
* Boot file Download
(1) Execute ISP program “Mstar ISP Utility” and then click
“Config” tab.
(2) Set as below, and then click “Auto Detect” and check “OK”
message
If “Error” is displayed, Check connection between computer,
jig, and set.
(3) Click “Read” tab, and then load download file (XXXX.bin)
by clicking “Read”
(4) Click “Connect” tab. If “Can’t ” is displayed, Check
connection between computer, jig, and set.
(5) Click “Auto” tab and set as below.
(6) Click "Run".
(7) After downloading, check "OK" message.
Case1 : Software version up
1) After downloading S/W by USB , Multi-vision set will reboot
automatically
2) Push “In-stop” key
3) Push “Power on” key
4) Function inspection
5) After function inspection, Push “In-stop” key.
Case2 : Function check at the assembly line
1) When TV set is entering on the assembly line, Push “In-
stop” ke y at rst.
2) Push “Power on” key for turning it on.
-> If you push “Power on” key, TV set will recover channel
information by itself.
3) After function inspection, Push “In-stop” key.

- 7 - LGE Internal Use OnlyCopyright © LG Electronics. Inc. All rights reserved.
Only for training and service purposes
*USB DOWNLOAD(*.epk file download)
(1) Put the USB Stick to the USB socket
(2) Automatically detecting update file in USB Stick
- If your downloaded program version in USB Stick is Low,
it didn’t work.
- But your downloaded version is High, USB data is
automatically detecting
(3) Show the message “Copying files from memory”
(4) Updating is staring.
(5) Updating Completed, The Multi-vision will restart
automatically.
(6) If your Multi-vision is turned on, check your updated
version and Tool option. (explain the Tool option, next
stage)
* After downloading, have to adjust TOOL OPTION again.
1) Push "IN-START" key in service remote controller.
2) Select "Tool Option 1" and Push “OK” button.
3) Punch in the number. (Each of models has their
number.)
4) Completed selecting Tool option.
3.1. ADC Process
3.1.1. ADC
■ Enter Service Mode by pushing “ADJ” key,
■ Enter Internal ADC mode by pushing “►” key at “5. ADC
Calibration”
* Caution : Using ‘power on’ button of the Adjustment R/C ,
power on Multi-vision.
* ADC Calibration Protocol (RS232)
- Adjust Sequence
▪aa 00 00 [Enter Adjust Mode]
▪xb 00 40 [Component1 Input (480i)]
▪ad 00 10 [Adjust 480i Comp1]
▪aa 00 90 End Adjust mode
* Required equipment : Adjustment R/C.
3.2. Function Check
3.2.1. Check display and sound
■ Check Input and Signal items. (cf. work instructions)
1) TV
2)AV (SCART/ CVBS)
3) COMPONENT (480i)
4) HDMI
5) PC Audio In
* Display and Sound check is executed
by Remote controller.
* Caution : Not to push the INSTOP KEY after completion if
the function inspection.
42PN450D-Z*
HD/FHD HD
Tool option 1 24576
Tool option 2 21800
Tool option 3 3313
Tool option 4 51846
Tool option 5 42(170)
* UK Model
NO Enter
Adjust MODE
ADC adjust
Item Adjust ‘Mode In’ ADC Adjust
CMD 1 A A
CMD 2 A D
Data 0 0 1
0 0
When transfer the
‘Mode In’,
Carry the command.
Automatically adjustment
(The use of a internal
pattern)

- 8 - LGE Internal Use OnlyCopyright © LG Electronics. Inc. All rights reserved.
Only for training and service purposes
4. Total Assembly line process
4.1. POWER PCB Assy voltage adjustment
(Vs voltage adjustment)
4.1.1.Test equipment : D.M.M 1EA
4.1.2. Condition for adjustment
- No signal with the snow noise in RF mode
4.1.3. Connection Diagram for Measuring
: refer to g.7
4.1.4. Adjustment method
4.1.4.1 Vs adjustment
(1) Connect + terminal of D. M..M. to Vs TP, connect -terminal
to GND.
(2) After turning VR901, voltage of D.M.M adjustment as same
as Vs voltage which on label of panel right/top ( deviation
; ±0.5V)
4.1.4.2 Va adjustment
(1) Connect + terminal of D. M..M. to Va TP, connect -terminal
to GND.
(2) After turning VR502, voltage of D.M.M adjustment as same
as Va voltage which on label of panel right/top ( deviation
; ±0.5V)
4.2. Adjustment Preparation
● Required Equipment
- Remote controller for adjustment
- Color Analyzer ( CS-1000, CA-100,100+,CA-210 or same
product : CH 11 (PDP)
* Please adjust CA-210, CA-100+ by CS-1000 before measur-
ing
- Auto W/B adjustment instrument(only for Auto adjust-
ment)
- 9 Pin D-Sub Jack(RS232C) is connected to the AUTO
W/B EQUIPMENT.
Before Adjust of White Balance, Please press
POWER ONLY key
- Adjust Process will start by execute RS232C Command.
● Color temperature standards according to CSM and Module
● CS-1000/CA-100+/CA-210(CH 10) White balance adjust-
ment coordinates and color temperature.
* Connecting picture of the measuring instrument (On Auto-
matic control)
- Inside PATTERN is used when W/B is controlled. Con-
nect to auto controller or push Adjustment R/C POWER-
ON -> Enter the mode of White-Balance, the pattern will
come out.
CSM PLASMA
Cool 11000K
Medium 9300K
Warm 6500K
CSM Color Coordination Temp ± Color
Coordination
x y
COOL 0.276 0.283 11000K 0.002
MEDIUM 0.285 0.293 9300K 0.002
WARM 0.313 0.329 6500K 0.002

- 9 - LGE Internal Use OnlyCopyright © LG Electronics. Inc. All rights reserved.
Only for training and service purposes
* Auto-control interface and directions
1) Adjust in the place where the inux of light like oodlight
around is blocked. (Illumination is less than 100Lux).
2) Adhere closely the Color Analyzer ( CA210 ) to the
module less than 10cm distance, keep it with the surface
of the Module and Color Analyzer’s Prove vertically.
(80~100°).
3) Aging time
- After aging start, keep the power on (no suspension of
power supply) and heat-run over 5 minutes.
- Using ‘no signal’ or ‘full white pattern’ or the others,
check the back light on.
■ Auto adjustment Map(RS-232C)
RS-232C COMMAND
[ CMD ID DATA ]
Wb 00 00 White Balance Start
Wb 00 ff White Balance End
* Caution
- Color Temperature : COOL, Medium, Warm.
- One of R Gain/G Gain/ B Gain should be kept on 0xC0,
and adjust other two lower than C0. (when R/G/B Gain
are all C0, it is the FULL Dynamic Range of Module)
* Manual W/B process using adjusts Remote control.
■ After enter Service Mode by pushing “ADJ” key,
■ Enter White Balance by pushing “►” key at “6. White
Balance”.
■ Stick the sensor to the center of the screen and select
each items(Red/Green/Blue Gain) using ▲/▼(CH +/-)
key on R/C.
■ Adjust R/G/B Gain using◄/►(VOL +/-) key on R/C.
■ Adjust three modes all(Cool/Medium/Warm) : Fix the one
of R/G/B Gain and Change the others.
■ When the adjustment is completed, Enter “COPY ALL”.
■ Exit adjustment mode using EXIT key on R/C.
* After You nish all adjustments, Press “In-start” button and
compare Tool option and Area option value with its BOM, if it
is correctly same then unplug the AC cable.
If it is not same, then correct it same with BOM and unplug
AC cable.
For correct it to the model’s module from factory JIG model.
* Push The “IN STOP KEY” after completing the function
inspection. And Mechanical Power Switch must be set “ON”
* To check the coordinates of White Balance, you have to
measure at the below conditions.
- Picture mode : Vivid, Energy Saving : Off, Below the Ad-
vanced control, Dynamic Contrast : Off, Dynamic Colour : Off
Colour Temp.
-> Picture Mode change : Vivid -> Vivid(User)
4.3. DDC EDID Write (HDMI 256Byte)
-> Not used any more, Use Auto D/L
■ Connect HDMI Signal Cable to HDMI Jack.
■ Write EDID DATA to EEPROM(24C02) by using DDC2B
protocol.
■ Check whether written EDID data is correct or not.
* For SVC main Ass’y, EDID have to be downloaded to Insert
Process in advance.
4.4. EDID DATA
(1) All Data : HEXA Value
(2) Changeable Data :
* : Serial No : Controlled / Data:01
** : Month : Controlled / Data:00
*** : Year : Controlled
**** : Check sum
4.5. EDID DATA Auto Download
(1) Press Adj. key on the Adj. R/C,
(2) Select EDID D/L menu.
(3) By pressing Enter key, EDID download will begin
(4) If Download is successful, OK is display, but If Download is
failure, NG is displayed.
(5) If Download is failure, Re-try downloads.
RS-232C
COMMAND
[CMD ID DATA]
M
I
N
CENTER
(DEFAULT)
M
A
X
Cool Mid Warm Cool Mid Warm
R Gain jg Ja jd 00 172 192 192 192
G Gain jh Jb je 00 172 192 192 192
B Gain ji Jc jf 00 192 192 172 192
R Cut 64 64 64 128
G Cut 64 64 64 128
B Cut 64 64 64 128
Cool 30
Medium 0
Warm 30

- 10 - LGE Internal Use OnlyCopyright © LG Electronics. Inc. All rights reserved.
Only for training and service purposes
4.6 LNB voltage and 22KHz tone check
(1) Test method
1) Press "Power on" button of a service R/C.(Baud rate :
115200 bps)
2) Connect cable between satellite ANT and test JIG.
3) Connect RS232-C Signal Cable.
4) Write LNB ON control command through RS-232-C.
5) check LED light ‘ON’ at 18V menu.
6) check LED light ‘ON’ at 22KHz tone menu.
7) Write LNB OFF control command through RS-232-C.
8) check LED light ‘OFF’ at 18V menu.
9) check LED light ‘OFF’ at 22KHz tone menu.
(2) RS-232 command for test LNB
(3) Test result
- After send LNB On command, ‘18V LED’ and ‘22KHz
tone LED’ should be ON.
- After send LNB Off command, ‘18V LED’ and ‘22KHz tone
LED’ should be OFF.
<Remark>
After the measurement conditions witnessed in the last state.
* Caution : Never connect HDMI & D-sub Cable when EDID
downloaded.
■ Edid data and Model option download (RS232 Zender)
- Manual Download
* Caution
● Use the proper signal cable for EDID Download
- Digital EDID : Pin3 exists
* Caution
- Never connect HDMI & D-sub Cable at the same time.
- Use the proper cables below for EDID Writing.
- Download HDMI1, HDMI2 separately because HDMI1 is dif-
ferent from HDMI2.
NO Enter
download MODE
EDID data and
Model option download
Item download ‘Mode In’ download
CMD 1 A A
CMD 2 A E
Data 0 0 00
0 10
When transfer the
‘Mode In’,
Carry the command.
Automatically download
(The use of a internal
Data)
No. Item Condition Hex Data
1 Manufacturer ID GSM 1E6D
2 Version Digital : 1 01
3 Revision Digital : 3 03
For HDMI EDID
DVI-D to HDMI or HDMI to HDMI
Command Set ACK
LNB On [A][I][ ][Set ID][ ][30][Cr] [O][K][x] or NG : [N][G][x]
LNB Off [A][I][ ][Set ID][ ][40][Cr] [O][K][x] or NG : [N][G][x]
tGi
{
k}iTzYGG
ck}iGGGqpnGGe
4;Y 46Y
55NK}#
Wrqh RQ
55NK}
Wrqh#Rii
tGi
{
k}iTzYGG
ck}iGGGqpnGGe
4;Y 46Y
55NK}#
Wrqh RQ
55NK}
Wrqh#Rii
4;Y 46Y
55NK}#
Wrqh RQ
55NK}
Wrqh#Rii

- 11 - LGE Internal Use OnlyCopyright © LG Electronics. Inc. All rights reserved.
Only for training and service purposes
* 2D HD EDID data
- 2D HD HDMI1 EDID data
- 2D HD HDMI2 EDID data
* Vender ID
* Checksum: Changeable by total EDID data.
4.7. GND & Hi-pot test
■ GND TEST = POWER CORD GND and SIGNAL CABLE
GND
■ Hi-pot TEST = POWER CORD GND and LIVE&NUETRAL
■ Test Process
1. Check the POWER CABLE and SIGNAL CABLE
insertion condition.
2. Connect the AV JACK Tester
3. Controller(GWS103-4) on
4. GND TEST(Auto)
- If Test is failed, Buzzer operate
- If Test is passed, execute next process(HI-pot test)
- Remove A/V CORD from A/V JACK BOX
5. HI-POT test(Auto)
- If Test is failed, Buzzer operate
- If Test is passed, GOOD Lamp on and move to next
process automatically.
■ Checkpoint
(1) Test voltage
1) 3 Poles
- GND: 1.5KV/min at 100mA
- SIGNAL: 3KV/min at 100mA
2) 2 Poles
- SIGNAL: 3KV/min at 100mA
(2) TEST time: 1 second
(3) TEST POINT
1) 3 Poles
- GND Test = POWER CORD GND and SIGNAL
CABLE GND.
- Hi-pot Test = POWER CORD GND and LIVE &
NEUTRAL.
2) 2 Poles
- Hi-pot Test = Accessible Metal and LIVE & NEUTRAL.
(4) LEAKAGE CURRENT: At 0.5mArms
Input HEX
HDMI1 10
HDMI2 20
HDMI3 30
EDID C/S data 2D-HD
HDMI
check sum
(Hex)
Block 0 0x3E
Block 1 0x24(HDMI1)
0x14(HDMI2)

- 12 - LGE Internal Use OnlyCopyright © LG Electronics. Inc. All rights reserved.
Only for training and service purposes
5. Model name & Serial number Download
5.1. Model name & Serial number D/L
■ Press “Power on” key of service remocon.(Baud rate :
115200 bps)
■ Connect RS232 Signal Cable to RS-232 Jack.
■ Write Serial number by use RS-232.
■ Must check the serial number at signal test of customer sup-
port. (Refer to below).
5.2. Signal TABLE
CMD: A0h
LENGTH : 85~94h (1~16 bytes)
ADH : EEPROM Sub Address high (00~1F)
ADL : EEPROM Sub Address low (00~FF)
Data : Write data
CS : CMD + LENGTH + ADH + ADL + Data_1 + … + Data_n
Delay : 20ms
5.3. Command Set
* Description
FOS Default write : <7mode data> write
Vtotal, V_Frequency, Sync_Polarity, Htotal, Hstart, Vstart,
0, Phase
Data write : Model Name and Serial Number write in EEP-
ROM,.
5.4. Method & Notice
(1) Serial number D/L is using of scan equipment.
(2) Setting of scan equipment operated by Manufacturing
Technology Group.
(3) Serial number D/L must be conformed when it is produced
in production line, because serial number D/L is mandatory
by D-book 4.0
* Manual Download (Model Name and Serial Number)
If the TV set is downloaded By OTA or Service man,
Sometimes model name or serial number is initialized.( Not
always)
There is impossible to download by bar code scan, so It need
Manual download.
1) Press the ‘instart’ key of ADJ remote controller.
2) Go to the menu ‘5.Model Number D/L’ like below photo.
3) Input the Factory model name or Serial number like
photo.
4) Check the model name Instart menu -> Factory name
displayed.
5) Check the Diagnostics (DTV country only) -> Buyer
model displayed
6. Download CI+ Key (EU model only)
* Connect TV SET and PC which download keys Writing pro-
gram by RS232C-Cable
(1) Start “CIKeyl.exe”Program and Click (3) Button to connect
TV and PC.
(2) Click (5) to download CI+ Key.
(3) When download succeed, you can see “OK” on (6)
CMD LENGTH ADH ADL DATA_1 ... Data_n CS DELAY
No. 1
Adjust mode EEPROM WRITE
CMD(hex) A0h
LENGTH(hex) 84h+n
Description n-bytes Write (n = 1~16)

- 13 - LGE Internal Use OnlyCopyright © LG Electronics. Inc. All rights reserved.
Only for training and service purposes
■ Check the method of RS232C Command
(1) into the main ass’y mode (RS232 : aa 00 00)
(2) check the key download for transmitted command
(RS232 : ci 00 10)
(3) result value
- normally status for download : OKx
- abnormally status for download : NGx
■ Check the method of CI+ Key value (RS232)
(1) into the main ass’y mode (RS232 : aa 00 00)
(2) check the mothed of CI+ key by command
(RS232 : ci 00 20)
(3) result value
i 01 OK 1d1852d21c1ed5dcx
└──> CI+ Key Value
7. Download MAC Address, CI+ Key
and widevine Key.
- Check whether the key was downloaded or not at ‘In Start’
menu. (Refer to below).
-> MAC Address need only DVB-T2 Model (ex.50PA650T-ZA).
* Connect TV SET and PC which download keys Writing
program by RS232C-Cable
1) Start “MAC+CIKeyl.exe”Program and Click (3) Button to
connect TV and PC.
2) Click (4) to download MAC Address.
3) Click (5) to download CI+ Key.
4) When download succeed, you can see “OK” on (6)
* Each Chassis has it’s own MAC Address. Please be careful
of download.
■ Check the method of RS232C Command
(1) into the main ass’y mode (RS232 : aa 00 00)
(2) check the key download for transmitted command
(RS232 : ci 00 10)
(3) result value
- normally status for download : OKx
- abnormally status for download : NGx
8. SW Download Guide.
* Put a *.bin to USB Stick and Turn on TV
(1) Put the USB Stick to the USB socket
(2) Automatically detecting update le in USB Stick
* If your downloaded program version in USB Stick is Low,
it didn’t work.
But your downloaded version is High, USB data is auto-
matically detecting.
(3) Show the message “Copying les from memory”
(4) Updating is staring.
(5) Updating Completed, The TV will restart automatically.
After turn on TV, Please press ‘IN-STOP’ button on ADJ
Remote-control.
* IF you don’t have ADJ R/C, enter ‘Factory Reset’ in OP-
TION MENU.
(6) When TV turn on, check the Updated version on Diagnos-
tics MENU.
CMD1 CMD2 Data 0
A A 0 0
CMD1 CMD2 Data 0
C 1 1 0
CMD1 CMD2 Data 0
A A 0 0
CMD1 CMD2 Data 0
C 1 1 0
CMD1 CMD2 Data 0
A A 0 0
CMD1 CMD2 Data 0
C 1 1 0

- 14 - LGE Internal Use OnlyCopyright © LG Electronics. Inc. All rights reserved.
Only for training and service purposes
BLOCK DIAGRAM

- 15 - LGE Internal Use OnlyCopyright © LG Electronics. Inc. All rights reserved.
Only for training and service purposes
201
580
520
601
570
LV1
300
301
590
591
204
203
202
207
120
910
900
400
240
302
303
304
305
200
205
206
A10
A2
A21
EXPLODED VIEW
Many electrical and mechanical parts in this chassis have special safety-related characteristics. These
parts are identified by in the Schematic Diagram and EXPLODED VIEW.
It is essential that these special safety parts should be replaced with the same components as
recommended in this manual to prevent X-RADIATION, Shock, Fire, or other Hazards.
Do not modify the original design without permission of manufacturer.
IMPORTANT SAFETY NOTICE

THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES
SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION.
FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS
ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR
THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
CI_ADDR[7]
CI_ADDR[0]
CI_ADDR[9]
CI_ADDR[14]
CI_ADDR[1]
CI_ADDR[10]
CI_ADDR[4]
CI_ADDR[6]
BUF2_FE_TS_DATA[0-7]
CI_ADDR[12]
CI_ADDR[3]
CI_ADDR[8]
CI_ADDR[5]
CI_ADDR[13]
CI_ADDR[2]
CI_ADDR[11]
PCM_D[0-7]
PCM_D[3]
PCM_D[4]
PCM_D[5]
PCM_D[6]
PCM_D[7]
PCM_D[0]
PCM_D[1]
PCM_D[2]
BUF2_FE_TS_DATA[0]
BUF2_FE_TS_DATA[1]
BUF2_FE_TS_DATA[2]
BUF2_FE_TS_DATA[3]
BUF2_FE_TS_DATA[4]
BUF2_FE_TS_DATA[5]
BUF2_FE_TS_DATA[6]
BUF2_FE_TS_DATA[7]
BUF1_FE_TS_DATA[0-7]
BUF2_FE_TS_DATA[2]
BUF2_FE_TS_DATA[5]BUF1_FE_TS_DATA[5]
BUF1_FE_TS_DATA[2]
BUF2_FE_TS_DATA[4]
BUF2_FE_TS_DATA[7]
BUF2_FE_TS_DATA[1]
BUF1_FE_TS_DATA[7]
BUF1_FE_TS_DATA[4]
BUF1_FE_TS_DATA[1]
BUF2_FE_TS_DATA[3]
BUF2_FE_TS_DATA[6]
BUF2_FE_TS_DATA[0]
BUF1_FE_TS_DATA[6]
BUF1_FE_TS_DATA[3]
BUF1_FE_TS_DATA[0]
AV/SC1_R_IN
R120
2.7K
EU
BUF2_FE_TS_DATA[0-7]
+3.3V_CI
BUF1_FE_TS_DATA[0-7]
R121
10K
R151
10K
EU
C111
220pF
50V
EU
AR102 33
EU
REG /PCM_REG
SCART1_MUTE
L100
EU
120-ohm
CI_IOWR
R103
100
EU
R136
330
EU
Q104
MMBT3904(NXP)
EU
E
B
C
PCM_A[7]
PCM_A[6]
BUF2_FE_TS_SYN
SC1_ID
PCM_D[0-7]
P_17V
CI_TS_VAL
/PCM_CE
CI_OE
BUF2_FE_TS_DATA[0-7]
CI_TS_CLK
R106
75
R123
33
EU
CI_TS_DATA[5] PCM_5V_CTL
BUF2_FE_TS_CLK
PCM_A[2]
PCM_A[10]
SCART1_Rout
R145
6.8K
EU
PCM_A[8]
CI_WE
SC1_G+/COMP1_Y+
R153
5.6K
EU
0
R129
EU
C107
5600pF
50V
EU
R118
470K
EU
CI_IORD
+3.3V
SC1_R+/COMP1_Pr+
AR103
33
EU
R134
100
1/4W
EU
R119
75
EU
R147
10K
EU
/CI_CD1
R104
10K
R114
10K
EU
CI_ADDR[13]
JK102
10067972-000LF
EU
G1G2
57
21
52
16
10
47
41
5
36
59
23
45
54
18
49
43
13
7
38
2
25
56
20
51
15
9
46
40
4
35
58
22
53
17
11
48
42
12
6
37
1
24
55
19
50
44
14
8
39
3
2660
2761
2862
2963
3064
31
32
33
34
65
66
67
68
69
C100
22uF
10V
EU
Q114
ZXMP3F30FHTA
EU
G
D S
SC1_SOG_IN
/PCM_IOWR
R116
470K
R198
10K
READY
CI_IORD
R148
15K
EU
AR105 33
EU
R117
75
EU
R149
15K
EU
CI_ADDR[14]
CI_ADDR[0-14]
AR106 33
EU
SC1_B+/COMP1_Pb+
/PCM_IORD
R126
12K
R132 100
EU
C104
0.1uF
16V
EU
R138
2K
EU
R144
470
EU
C108
5600pF
50V
EU
+3.3V_ST
PCM_A[13]
+5V
PCM_A[1]
R107
75
CI_ADDR[6]
BUF1_FE_TS_CLK
/PCM_WAIT
AR109
33EU
AR110
33 EU
R100 33
EU
CI_TS_DATA[6]
R143
180
EU
AV/SC1_L_IN
AV/SC1_CVBS_IN
/PCM_IRQA
+5V
CI_OE
PCM_A[12]
Q103
MMBT3906(NXP)
EU
E
B
C
R101 33
EU
AR108
33EU
IC100
TC74LCX244FT
EU
3
2Y4
2
1A1
4
1A2
1
1OE
6
1A3
5
2Y3
7
2Y2
8
1A4
9
2Y1
10
GND 11 2A1
12 1Y4
13 2A2
14 1Y3
15 2A3
16 1Y2
17 2A4
18 1Y1
19 2OE
20 VCC
PCM_A[0]
CI_TS_DATA[7]
R111
10K
EU
CI_WE
R184
10K
READY
C137
0.1uF
16V
EU
C101
0.1uF
16V
EU
CI_TS_DATA[2]
AR104
33
EU
C114
27pF
50V
EU
R124
10K
CI_ADDR[3]
R110
0
READY
CI_TS_DATA[4]
L101
EU
120-ohm
R127
12K
C109
27pF
50V
EU
R102
100
EU
IC101
AZ4580MTR-E1
3
IN1+
2
IN1-
4
VEE
1
OUT1
5IN2+
6IN2-
7OUT2
8VCC
R130 33EU
Q100
MMBT3904(NXP)
EU
E
B
C
MMBT3904(NXP)
Q101
EU
BUF2_FE_TS_VAL_ERR
DTV/MNT_VOUT
JK100
PSC008-02
EU
1AUDIO_R_OUT
2AUDIO_R_IN
3AUDIO_L_OUT
4AUDIO_GND
5B_GND
6AUDIO_L_IN
7B_OUT
8ID
9G_GND
10 D2B_IN
11 G_OUT
12 D2B_OUT
13 R_GND
14 RGB_GND
15 R_OUT
16 RGB_IO
17 SYNC_GND1
18 SYNC_GND2
19 SYNC_OUT
20 SYNC_IN
21 COM_GND
23
SHIELD
22 AV_DET
R131 33EU
MMBT3904(NXP)
Q102
EU
R165
10K
EU
CI_ADDR[8]
PCM_A[3]
BUF1_FE_TS_SYN
R112
0
READY
CI_DET
CI_TS_DATA[0]
CI_IOWR
SCART1_Lout
CI_TS_SYNC
R133
10K
EU
CI_ADDR[0]
R139
2K
EU
C115
27pF
50V
EU
R141
220
EU
PCM_A[5]
R105
1K
CI_ADDR[1]
R135
0
EU
CI_ADDR[2]
/PCM_WE
R108
75
PCM_A[11]
CI_TS_DATA[3]
BUF2_FE_TS_SYN
R181
10K
EU
C136
0.1uF
16V
READY
C131
0.1uF
16V
READY
CI_ADDR[12]
CI_ADDR[4]
PCM_A[4]
CI_ADDR[7]
BUF2_FE_TS_CLK
SC1_FB
BUF1_FE_TS_VAL_ERR
CI_ADDR[5]
AR100 33
EU
R154
5.6K
EU
BUF2_FE_TS_VAL_ERR
R115
470K
R113
75
EU
+5V_CI_ON
L103
EU
120-ohm
+5V
CI_ADDR[11]
AR107 33
EU
CI_ADDR[10]
PCM_A[9]
+3.3V_CI
R150
10K
EU
+3.3V
REG
/CI_CD2
R187
10K
EU
/PCM_OE
C105
0.1uF
16V
EU
R109
10K
EU
CI_TS_DATA[1]
+5V_CI_ON
PCM_A[14]
CI_ADDR[9]
PCM_RST
+5V
Q113
MMBT3904(NXP)
EU
E
B
C
R146
18K
EU
R128 0
READY
+3.3V_CI
R152
6.8K
EU
C102
100uF
16V
EU
R137
470
EU
R140
470
EU R189
1K
READY
R122 0
EU
R156 33
EU
R157 33
EU
C112
10uF
16V
EU
C113
10uF
16V
EU
C116
10uF
16V
EU
AV_L_IN
AV_R_IN
AV_DET
AV/SC1_DET
R155 100
EU
JP112 JP113 JP114
JP115
R125
4.7K
READY
+5V
C103
4.7uF
10V
READY
+5V
D100
20V
IC102
AP2151WG-7
READY
3FLG
2GND
4
EN
1OUT 5
IN
SCART,CI Slot
L13
1
DTV_R_OUT
SC1_VOUT
CI POWER ENABLE CONTROL
<CI SLOT>
<Full SCART>
3.3V_CI
2012-09-20
PDP L13
EAX65071305
7
JIG_GND
Copyright © 2012 LG Electronics Inc. All rights reserved.
Only for training and service purposes
LGE Internal Use Only

USB DOWN STREAM
Fiber Optic
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES
SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION.
FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS
ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR
THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
R280
0
ET_NET
+3.3V
R266
1K
C227
0.1uF
16V
MAX3232
R278
10K
R285
100
+5V_ST
D204
5.6V
ET_NET
R224
10K
Commercial
USB1_CTL
C225
0.1uF
16V
MAX3232
CK-_HDMI1
JK207
PEJ027-04
US_Commercial
6B T_TERMINAL2
7B B_TERMINAL2
5T_SPRING
4R_SPRING
7A B_TERMINAL1
6A T_TERMINAL1
3E_SPRING
R298
10K
R267
1K
R220
10K
Commercial
D1+_HDMI1
+5V_ST
RN
COMP2_L_IN
R228
10K
Commercial
PM_RXD
SPDIF_OUT
IC206
MAX3232CDR
MAX3232
3C1-
2V+
4C2+
1C1+
6V-
5C2-
7DOUT2
8RIN2 9
ROUT2
10
DIN2
11
DIN1
12
ROUT1
13
RIN1
14
DOUT1
15
GND
16
VCC
CEC_REMOTE_S7
C203
10pF
50V
IR
COMP2_Pr+
+5V
R256 10K
R263
12K
R216
75
+5V
COMP2_Y+
JK200
HDMI2_REAR
14
13
5D1_GND
20
SHIELD
12
11
2D2_GND
19
18
10 CK+
4D1+
1D2+
17
9D0-
8D0_GND
3D2-
16
7D0+
6D1-
15
TN
RGB_DDC_SCL
+3.3V_ST
JK210
XRJV-01V-0-D12-080
ET_NET
11
22
33
44
55
66
77
88
9
9
D2-_HDMI1
PC_R_IN
USB1_OCD
TX
R284 22
DSUB_B+
+3.3V_ST
R25710K
R270
10K
READY
D0-_HDMI1
R200
1K
COMP2_R_IN
D1-_HDMI1
R297
10K
+3.3V
R225
1K
R258
33
R205
33
R253
75
R211
10
R210
10
US_Commercial
+5V
PC_L_IN
R276 100
MAX3232
HPD1
C202
10pF
50V
R259
10K
Q204
MMBT3904(NXP)
Commercial
E
B
C
R222
12K
Commercial
COMP2_Pb+
R213
0
NON_Commercial
JP201
R255
470K
R204
3.3K
R268
100
C229
0.1uF
16V
MAX3232
JP241
JK206
PEJ027-04
PHONE JACK
6B T_TERMINAL2
7B B_TERMINAL2
5T_SPRING
4R_SPRING
7A B_TERMINAL1
6A T_TERMINAL1
3E_SPRING
R229
100K
Commercial
R252
75
R223
12K
Commercial
R264
10K
R217
10K
R273
0
ET_NET
TX
JP202
+2.5V
DDC_SCL_1
DDC_SDA_1
R281
10K
R291
0
ET_NET
JK209
3AU04S-305-ZC-(LG)
1234
5
GND
R219
470K
Commercial
R282
10K
JK208
PPJ234-02
5A
[GN]O-SPRING
6A
[GN]E-LUG
4A
[GN]CONTACT
7B
[BL]E-LUG-S
5B
[BL]O-SPRING
7C
[RD]E-LUG-S
5C
[RD]O-SPRING_1
4C
[RD]CONTACT_1
5D [WH]O-SPRING
4E [RD]CONTACT_2
5E [RD]O-SPRING_2
6E [RD]E-LUG
D200
5.6V
ET_NET
JK205
SPG09-DB-010
Commercial
1
RED
2
GREEN
3
BLUE
4
GND_1
5
DDC_GND
6
RED_GND
7
GREEN_GND
8
BLUE_GND
9
NC
10
SYNC_GND
11
GND_2
12
DDC_DATA
13
H_SYNC
14
V_SYNC
15
DDC_CLOCK
16
SHILED
R251
75
C213
10uF
10V
PC_SER_DATA
R262
12K
DSUB_VSYNC
R214
75
AV2_DET
Q200
MMBT3904(NXP)
E
B
C
R283 22
R290
0
ET_NET
CEC_REMOTE
R207
33
C226
0.1uF
16V
MAX3232 DSUB_HSYNC
SIDE_USB_DM
R254
470K
C220
10pF
50V
D205
5.6V
ET_NET
CK+_HDMI1
+3.3V
SIDE_USB_DP
RGB_DDC_SDA
C212
0.1uF
16V
R208
33
R202
10K
JK204
JST1223-001
1
GND
2
VCC
3
VINPUT
4
FIX_POLE
TP
PM_TXD
R212
10
DSUB_G+
C200
0.1uF
16V
ET_NET
R218
470K
Commercial
D206
5.6V
ET_NET
PC_SER_CLK
R279
10K
D0+_HDMI1
+3.3V
DSUB_R+
D2+_HDMI1
RP
R215
75
DSUB_DET
R271
33
R233
100K
Commercial
5V_DET_HDMI_1
COMP2_DET
R201
1.8K
R221
10K
Commercial
C219
0.1uF
16V
CEC_REMOTE
R206
33
Commercial
R277
100
MAX3232
C228
0.1uF
16V
MAX3232
R265
10K
JK203
SPG09-DB-009
Commercial
1
2
3
4
5
6
7
8
9
10
+3.3V_ST
RGB_DDC_SCL
JK202
PPJ231-01
GROWTH
8
6
7
5
4
AV_DET
AV_R_IN
AV_L_IN
JP207
CEC_REMOTE
D0-_HDMI3
R237
1K
HPD3
JK201
HDMI1_SIDE
14
13
5D1_GND
20
BODY_SHIELD
12
11
2D2_GND
19
18
10 CK+
4D1+
1D2+
17
9D0-
8D0_GND
3D2-
16
7D0+
6D1-
15
D1+_HDMI3
DDC_SCL_3
CK+_HDMI3
R231
33
JP208
D0+_HDMI3
5V_DET_HDMI_3
R238
1.8K
+5V
R244
3.3K
D1-_HDMI3
Q202
MMBT3904(NXP)
E
B
C
R288
10K
CK-_HDMI3
D2-_HDMI3
R289
10K
R232
10K
R209
10K
DDC_SDA_3
D2+_HDMI3
R246
33
RGB_DDC_SDA
R226
0
P_JACK TO RS232C
R227
0
P_JACK TO RS232C
C201
0.1uF
16V
R275
0
READY
R274
0
READY
AV/SC1_CVBS_IN
R230
75
GROWTH
VA208
VA210
VA209
VA203
VA207
VA204
VA206
VA205
VA202
VA200
VA201
VA214
Commercial VA213
Commercial
R203
0
GROWTH R234
0
GROWTH
VA216
VA217
IC204
BD82020FVJ
3IN_2
2IN_1
4EN
1GND
5
OC
6
OUT_1
7
OUT_2
8
OUT_3
P602
12507WS-04L
NON_Commercial
1
2
3
4
5
VA211
VA212
P603
12507WS-04L
NON_Commercial
1
2
3
4
5
<RGB PC>
<SPDIF>
<PHONE JACK>
<RS232C>
<HDMI2_REAR>
For CEC
L13
JACK INTERFACE
2
10mm
<SIDE USB>
<COMPONENT>
2012-06-01
<ETHERNET (T2 UK)>
7
<WIRED IR>
SWITCH ADDED
<AV (Growth & SCA)>
<HDMI1_SIDE>
(1) NON-OS Normal : O (RS232 Debug)
(2) NON-OS Commercial : O (PC Audio)
(3) OS Normal : X
(4) OS Commercial : O (PC Audio)
<FOR COMMERCIAL>
<HDMI> <IN/OUT>
Copyright © 2012 LG Electronics Inc. All rights reserved.
Only for training and service purposes
LGE Internal Use Only

THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES
SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION.
FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS
ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR
THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
TUNER
BUF1_FE_TS_DATA[7]
BUF1_FE_TS_DATA[6]
BUF1_FE_TS_DATA[5]
BUF1_FE_TS_DATA[4]
FE_TS_DATA[7]
FE_TS_DATA[6]
FE_TS_DATA[5]
FE_TS_DATA[4]
FE_TS_DATA[0]
FE_TS_DATA[1]
FE_TS_DATA[2]
FE_TS_DATA[3] BUF1_FE_TS_DATA[3]
BUF1_FE_TS_DATA[2]
BUF1_FE_TS_DATA[1]
BUF1_FE_TS_DATA[0]
FE_TS_DATA[7]
FE_TS_DATA[6]
FE_TS_DATA[1]
FE_TS_DATA[5]
FE_TS_DATA[2]
FE_TS_DATA[3]
FE_TS_DATA[4]
FE_TS_DATA[0]
BUF1_FE_TS_VAL_ERR
R331 0 FNIM
TU_SDA
+3.3V_TU
R305
10K
FNIM
C306
0.1uF
16V
T2_SDA
BUF1_FE_TS_CLK
R328 0 DVB_T2
C316
68pF
50V
R317
82
C307
0.1uF
16V
RF_SWITCH
FE_TS_CLK
FE_TS_SYN
+1.8V_TU
R309
1.5K R311 10K
R327 0 DVB_T2
R333 0 FNIM
R330 0 DVB_T2
TU_GND
TU_GND
FE_TS_CLK
T2_SCL
R332 0 FNIM
R30622
R301
100
TU_CVBS
R326 0 DVB_T2
C303
10uF
16V
C314
10uF
6.3V
FNIM
R323 0 FNIM
FE_TS_SYN
IF_AGC_MAIN
+3.3V_TU
RF_SWITCH_CTL
+3.3V_TU
FE_TS_VAL_ERR
R308
1.5K
+1.25V_TU
TU_GND
C302
0.1uF
16V
R338
0
TUNER_RESET
FE_TS_DATA[0-7]
BUF1_FE_TS_SYN
R312
4.7K
R3030
H_NIM
BUF1_FE_TS_DATA[0-7]
+5V
TU_SCL
C315
0.1uF
16V
FNIM DEMOD_RESET
C308
0.1uF
16V
TU_SIF
R310
1K
RF_SWITCH
+3.3V_TU
R329 0 DVB_T2
FE_TS_DATA[0-7]
R313
1.5K
R304
100
FNIM
R314
1.5K
R315 22
R316
470
IF_N_MSTAR
C305
68pF
50V
R336
0SBTVD
IF_P_MSTAR
C317
68pF
50V
C310
0.1uF
16V
R324 0 DVB_T2
C304
68pF
50V
R335 0
SBTVD
TU_GND
TU_GND
C311
0.1uF
16V
R30722
R325 0 DVB_T2
TU301
TDSS-G201D
DVB_T/C
5+B1[3.3V]
11 DIF[N]
2RESET
10 DIF[P]
4SDA
1NC_1
9IF_AGC
8NC_3
3SCL
7+B2[1.8V]
6NC_2
12
SHIELD
A1 A1 B1
B1
FE_TS_VAL_ERR
R337
0
R318 22
Q301
MMBT3906(NXP)
E
B
C
TU_GND
TU303
TDSS-H501F
ATSC
5+B1[3.3V]
11 DIF[N]
2RESET
10 DIF[P]
4SDA
1NC
9IF_AGC
8ALIF_[P]
3SCL
7+B2[1.8]
6ALIF_[N]
12
SHIELD
A1 A1 B1
B1
TU305
TDSN-B601F
SBTVD
1RF_S/W_CTL
2RESET_TUNER
3SCL
4SDA
5+B1[3.3V]
6SIF
7+B2[1.8V]
8CVBS
9NC_1
10 NC_2
11 NC_3
12 +B3[3.3V]
13 +B4[1.23V]
14 RESET_DEMOD
15 GND
16 ERROR
17 SYNC
18 VALID
19 MCLK
20 D0
21 D1
22 D2
23 D3
24 D4
25 D5
26 D6
27 D7
28
SHIELD
A1 A1 B1
B1
R320
2K
R322
430
R319
430
TU302
TDSH-G501D
CHINA
5+B1[3.3V]
11 DIF[N]
2RESET
10 DIF[P]
4SDA
1NC
9IF_AGC
8CVBS
3SCL
7+B2[1.8V]
6SIF
A1 A1 B1
B1
A2
A2
B2
B2
TU304
TDSH-T101F
CO_PANAMA
5+B1[3.3V]
11 DIF[N]
2RESET
10 DIF[P]
4SDA
1RF_S/W_CTL
9IF_AGC
8CVBS
3SCL
7+B2[1.8V]
6SIF
12
SHIELD
A1 A1 B1
B1
TU_GND
TU306
TDSQ-G605D
DVB_T2
1NC_1
2RESET
3SCL
4SDA
5+B1[3.3V]
6SIF
7+B2[1.8V]
8CVBS
9NC_2
10 NC_3
11 NC_4
12 NC_5
13 NC_6
14 NC_7
15 GND
16 ERROR
17 SYNC
18 VALID
19 MCLK
20 D0
21 D1
22 D2
23 D3
24 D4
25 D5
26 D6
27 D7
28 GND_1
29 GND_2
30 +B3[1.23V]
31 T2_RESET
36
SHIELD
32 +B4[3.3V]
33 NC_8
34 T2_SCL
35 T2_SDA
A1 A1 B1
B1
+3.3V_TU
Q302
MMBT3906(NXP)
READY
E
B
C
R339 0
A_DEMODE
R340
220
READY
R341
220
READY
Close to Tuner Pin
Tuner block
TDSS-G501D
TDSH-G501D
TDSN-T501F
TDSN_B601F
TDSQ_G605D
TUNER OPT1 OPT2 OPT3
DVB-T/C
China
DVB-T_SCA
SBTVD
DVB_T2
HNIM
HNIM
FNIM
FNIM
RF_SW
RF_SW
X
X
X
37
Close to Tuner Pin
Close to Tuner Pin
Close to Tuner Pin
TDSS-H501F ATSC HNIM X
TU301
TU302
TU303
TU304
TU305
TU306
HNIM
OPT4
W/O AD
With AD
W/O AD
W/O AD
W/O AD
With AD
L13 2012-06-01
DVB-T2 OPT
A-DEMODE OPT
DVB_T/C OPT
Copyright © 2012 LG Electronics Inc. All rights reserved.
Only for training and service purposes
LGE Internal Use Only

THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES
SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION.
FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS
ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR
THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
PCM_D[6]
PCM_D[7]
PCM_D[5]
PCM_D[0-7]
PCM_D[0]
PCM_D[3]
PCM_D[1]
PCM_D[2]
PCM_D[4]
PCM_A[12]
PCM_A[8]
PCM_A[1]
PCM_A[9]
PCM_A[6]
PCM_A[13]
PCM_A[11]
PCM_A[14]
PCM_A[5]
PCM_A[0]
PCM_A[7]
PCM_A[3]
PCM_A[2]
PCM_A[4]
PCM_A[10]
BUF1_FE_TS_DATA[7]
BUF1_FE_TS_DATA[6]
BUF1_FE_TS_DATA[3]
BUF1_FE_TS_DATA[1]
BUF1_FE_TS_DATA[5]
BUF1_FE_TS_DATA[0]
BUF1_FE_TS_DATA[2]
BUF1_FE_TS_DATA[4]
CI_TS_DATA[6]
CI_TS_DATA[1]
CI_TS_DATA[2]
CI_TS_DATA[5]
CI_TS_DATA[4]
CI_TS_DATA[3]
CI_TS_DATA[7]
CI_TS_DATA[0]
C477
0.1uF
C436 10uF
C487 0.1uF
10uFC455
C431 0.1uF
C482 0.1uF
R410 1K
HD
L401
BLM18PG121SN1D
C438 0.1uF
P_SCL
C441 0.1uF
R453
2.2K
I2C_SCL
10uFC435
L406
BLM18PG121SN1D
+3.3V
10uFC434
+1.5V_DDR
AUD_MASTER_CLK
C485
0.1uF
C401
0.1uF
R472 1K
C472 1uF
AVSS_PGA
AVDD2P5
C478 0.1uF
L407
BLM18SG121TN1D
R462 1K
OS
+1.26V_VDDC
PWM0
R461 1K
+3.3V
D400
BAW56 GEANDE
+1.26V_VDDC
PWM1
C492 0.1uF
4V
C442
0.1uF
C484 0.1uF
AVDD_NODIE
C480 0.1uF
R409 1K
FHD
C465 10uF
R459 1K
LED_RED
VDD33
C467 1uF
C440 0.1uF
L400
BLM18PG121SN1D
C445
0.1uF
C489
0.1uF
4V
C491 0.1uF
4V
SOC_RESET
RF_SWITCH_CTL
+3.3V_ST
I2C_SDA
R405 1K
C453
0.1uF
4V
READY
10uFC457
C4000
0.1uF
4V
READY
AVDD25_PGA
AVDD_MIU
+3.3V_ST
+2.5V
C474 0.1uF
C402
0.1uF
C490 0.1uF
C444
0.1uF
+3.3V
MODEL_OPT_1
C446
1uF
R470 1K
L402
BLM18PG121SN1D
C432 0.1uF
L405
BLM18PG121SN1D
R452
2.2K
P_SDA
C4001
0.1uF
4V
READY
+3.3V
R403
100K
AUD_SCK
R463 1K
NON_OS
R408
10
C493 0.1uF
4V
C4003
0.1uF
C4004
0.1uF
C4005
0.1uF
4V
READY
C4006
0.1uF
4V
READY
C4002 0.1uF READY
C497
10uF
10V
R451
2.2K
R450
2.2K
CEC_REMOTE_S7
R406
22
P_SDA
SPDIF_OUT
COMP2_L_IN
PC_L_IN
PC_R_IN
C403 2.2uF
C406 2.2uF
C404 2.2uF
COMP2_R_IN
C408 2.2uF
C407 2.2uF
C405 2.2uF
AV/SC1_L_IN
AV/SC1_R_IN
SCART1_Lout
SCART1_Rout
L408
BLM18SG121TN1D
C411
0.1uF
C410
1uF
C409
4.7uF C412
10uF
P_SCL
R404 22
T2_SCL
T2_SDA
R401 22 DVB_T2
R402 22 DVB_T2
AUD_MASTER_CLK
AUD_SCK
AUD_LRCH
AUD_LRCK
LED_RED
PWM0
COMP2_DET
PWM1
KEY2
KEY1
17V_DET
VS_DET
SPI_SCK R40733
SPI_SDI
SPI_SDO R41333
/SPI_CS R41433
SCART1_MUTE
RGB_DDC_SCL R415 22
R416 22
RGB_DDC_SDA
PM_RXD
PM_TXD
PM_TXD
PM_RXD
I2C_SCL
I2C_SDA
AC_DET R417100
R411
1K
DISP_EN
RL_ON
VS_ON
/FLASH_WP
5V_ON
RXB4+
RXB4-
RXB3+
RXB3-
RXBCK+
RXBCK-
RXB2-
RXB2+
RXB1+
RXB1-
RXB0+
RXB0-
RXA4-
RXA4+
RXA3-
RXA3+
RXACK+
RXACK-
RXA2-
RXA2+
RXA1-
RXA1+
RXA0+
RXA0-
MODEL_OPT_1
DEMOD_RESET
RF_SWITCH_CTL
AV2_DET
TUNER_RESET
R419
22
EU AMP_SCL
5V_DET_HDMI_3
AMP_RESET_N
5V_DET_HDMI_1
AMP_SDA
CI_DET
DSUB_DET
PCM_5V_CTL
PCM_D[0-7]
PCM_A[0-14]
PCM_RST
/PCM_IRQA
C456
0.1uF
16V
EU
+5V
R458
10K
EU
R457 22
EU
/CI_CD1
/PCM_IOWR
/PCM_OE
/PCM_IORD
/PCM_WE
/PCM_CE
/PCM_WAIT
R460
10K
EU
/PCM_REG
R456 22EU
/CI_CD2
USB1_OCD
USB1_CTL
AR400
22 OS
/PF_CE1
/PF_CE0
/PF_WP
PF_ALE
AR401
22
OS
/PF_OE
/PF_WE
/F_RB
BUF1_FE_TS_CLK
BUF1_FE_TS_VAL_ERR
BUF1_FE_TS_SYN
BUF1_FE_TS_DATA[0-7]
CI_TS_SYNC
CI_TS_CLK
CI_TS_VAL
CI_TS_DATA[0-7]
C458
2pF
50V
EU
C462 0.1uF
H_NIM IF_P_MSTAR
C461 0.1uF
H_NIM
R465 100
H_NIM IF_N_MSTAR
R466 100
H_NIM
C463
100pF
READY
C464
100pF
READY
R467 47
A_DEMODE
C459 0.1uF
A_DEMODE
TU_SIF
C460 0.1uF
A_DEMODE
R468 47
A_DEMODE
TU_SDA
TU_SCL
+1.26V_VDDC
+1.26V_VDDC
AVDD2P5
AVDD25_PGA
AVSS_PGA
AVDD_NODIE
VDD33
C466 1uF
AVDD_MIU
R471 100
H_NIM
C469
0.047uF
25V
H_NIM
L410
H_NIM
BLM18PG121SN1D
R469
10K
H_NIM
IF_AGC_MAIN
+3.3V
C468
0.1uF
H_NIM
C414 0.047uF
DSUB_R+ R436 33 C415 0.047uF
R435
68
R437 68 C416 0.047uF
C417 0.047uF
DSUB_G+ R438 33
R428 68 C418 0.047uF
R429 33
DSUB_B+ C419 0.047uF
C420 1000pF
DSUB_HSYNC R422 22
DSUB_VSYNC R423 22
SC1_FB
SC1_ID
R440 33
R431 33
R442 33
SC1_R+/COMP1_Pr+ R441 68
SC1_B+/COMP1_Pb+ C426 0.047uF
C422 0.047uF
SC1_G+/COMP1_Y+ C424 0.047uF
C425 0.047uF
C421 0.047uF
R430 68
R439
68
C423 0.047uF
R420 10K
R421 2.4K
C427 1000pF
SC1_SOG_IN R432
0
READY
R418 100
R444 33
R434 33
R446 33
COMP2_Pr+ R445 68
COMP2_Pb+ C439 0.047uF
C429 0.047uF
COMP2_Y+ C433 0.047uF
C437 0.047uF
C428 0.047uF
C443 1000pF
R433 68
R443
68
C430 0.047uF
C449 0.047uF
C447 0.047uF
A_DEMODE
C448 0.047uFR425 33
R426 33
R424 33
A_DEMODE
COMP2_Y+
TU_CVBS
AV/SC1_CVBS_IN
DTV/MNT_VOUT
R427 68
L409 C413 0.047uF
RN
RP
R448
49.9 R449 49.9
C450
0.1uF
R454
49.9
C454
0.1uF
R455
49.9
TN
TP
AV/SC1_DET
SIDE_USB_DP
SIDE_USB_DM
SOC_RESET
TX DDC_SDA_3
CK-_HDMI3
D0-_HDMI3
D1-_HDMI3
D2-_HDMI3
HPD3
CK+_HDMI3
D0+_HDMI3
D1+_HDMI3
D2+_HDMI3
DDC_SCL_3
DDC_SCL_1
HPD1
D1+_HDMI1
D2-_HDMI1
CK-_HDMI1
DDC_SDA_1
D1-_HDMI1
D2+_HDMI1
D0-_HDMI1
CK+_HDMI1
D0+_HDMI1
AMP_MUTE R473
0
R464
2.2K R474 2.2K
UART_TXD
UART_RXD
UART_TXD
UART_RXD
R41222 EU
R475 1K
READY
IC400
LGE2111C-MS (PDP_13_MS10)
MS10
PCMDATA0/GPIO126
AB17
PCMDATA1/GPIO127
AB19
PCMDATA2/GPIO128
Y16
PCMDATA3/GPIO120
AD15
PCMDATA4/GPIO119
AE15
PCMDATA5/GPIO118
AD14
PCMDATA6/GPIO117
AB15
PCMDATA7/GPIO116
AC16
PCMADR0/GPIO125
Y17
PCMADR1/GPIO124
AA16
PCMADR2/GPIO122
AB16
PCMADR3/GPIO121
AD16
PCMADR4/GPIO99
Y18
PCMADR5/GPIO101
AE20
PCMADR6/GPIO102
Y19
PCMADR7/GPIO103
AC20
PCMADR8/GPIO108
AB18
PCMADR9/GPIO110
AD17
PCMADR10/GPIO114
AC15
PCMADR11/GPIO112
AE17
PCMADR12/GPIO104
AA19
PCMADR13/GPIO107
AA18
PCMADR14/GPIO106
AC19
PCM_RESET/GPIO129
AA17
PCMIRQA_N/GPIO105
AD20
PCMIOWR_N/GPIO109
AC18
PCMOE_N/GPIO113
AE14
PCMIORD_N/GPIO111
AD18
PCMCE_N/GPIO115
AC17
PCMWE_N/GPIO197
AD19
PCMCD_N/GPIO130
AE21
PCMREG_N/GPIO123
AE18
PCMWAIT_N/GPIO100
W16
PCM2_CD_N/GPIO135
Y21
PCM2_RESET/GPIO134
Y20
PCM2_CE_N/GPIO131
AA20
PCM2_IRQA_N/GPIO132
AB22
PCM2_WAIT_N/GPIO133
AB20
NF_ALE/GPIO141
AD10
NF_WPZ/GPIO198
Y9
NF_CEZ/GPIO137
AA10
NF_CLE/GPIO136
Y10
NF_REZ/GPIO139
AB10
NF_WEZ/GPIO140
AC9
NF_RBZ/GPIO142
AC10
TS1DATA0/GPIO88 Y14
TS1DATA1/GPIO89 AA14
TS1DATA2/GPIO90 AD13
TS1DATA3/GPIO91 Y13
TS1DATA4/GPIO92 AA13
TS1DATA5/GPIO93 AD12
TS1DATA6/GPIO94 AC12
TS1DATA7/GPIO95 W10
TS1CLK/GPIO98 AB13
TS1VALID/GPI96 AC14
TS1SYNC/GPIO97 W13
TS0DATA0/GPIO77 AB12
TS0DATA1/GPIO78 AD11
TS0DATA2/GPIO79 W9
TS0DATA3/GPIO80 AE11
TS0DATA4/GPIO81 AB11
TS0DATA5/GPIO82 AE12
TS0DATA6/GPIO83 AC13
TS0DATA7/GPIO84 AB14
TS0CLK/GPIO87 AA11
TS0VALID/GPIO85 Y11
TS0SYNC/GPIO86 AC11
IP AC3
IM AD2
SIFP AD1
SIFM AD3
IF_AGC AC2
GPIO73 AB3
GPIO74 AC4
I2C_SCKM1/GPIO75 AE3
I2C_SDAM1/GPIO76 AE2
IC400
LGE2111C-MS (PDP_13_MS10)
MS10
A_RX0N
F2
A_RX0P
G1
A_RX1N
G2
A_RX1P
G3
A_RX2N
H2
A_RX2P
H3
A_RXCN
F3
A_RXCP
F1
DDCDA_CK/GPIO23
H5
DDCDA_DA/GPIO24
H4
HOTPLUGA/GPIO19
H6
C_RX0N
AC6
C_RX0P
AD7
C_RX1N
AC7
C_RX1P
AD8
C_RX2N
AE8
C_RX2P
AC8
C_RXCN
AE6
C_RXCP
AD6
DDCDC_CK/GPIO27
AC5
DDCDC_DA/GPIO28
AE5
HOTPLUGC/GPIO21
AD5
HOTPLUGD/GPIO22
K6
CEC/GPIO5
R6
SPDIF_IN/GPIO152
B6
SPDIF_OUT/GPIO153
M7
AUL1 Y3
AUR1 AA2
AUL3 AA1
AUR3 AA3
AUL4 W3
AUR4 Y2
EARPHONE_OUTL AA9
EARPHONE_OUTR AB9
AUOUTL2 AB4
AUOUTR2 AB5
AUVRP Y5
AUVAG AA4
AUVRM AA5
I2S_IN_BCK/GPIO150 C10
I2S_IN_SD/GPIO151 B10
I2S_IN_WS/GPIO149 B9
I2S_OUT_BCK/GPIO156 A9
I2S_OUT_MCK/GPIO154 B8
I2S_OUT_WS/GPIO155 A8
I2S_OUT_SD/GPIO157 C9
IC400
LGE2111C-MS (PDP_13_MS10)
MS10
PWM0/GPIO66
AA22
PWM1/GPIO67
Y22
PWM2/GPIO68
V24
PWM3/GPIO69
U23
PWM4/GPIO70
T22
PWM_PM/GPIO199
C7
SAR0/GPIO31
E7
SAR1/GPIO32
D7
SAR2/GPIO33
J6
SAR3/GPIO34
D1
SAR4/GPIO35
C1
PM_SPI_SCK/GPIO1
A5
PM_SPI_SDI/GPIO2
B5
PM_SPI_SDO/GPIO3
B4
PM_SPI_SCZ1/GPIO_PM[6]/GPIO12
C4
PM_SPI_SCZ2/GPIO_PM[10]/GPIO16
B3
PM_SPI_CZ0/GPIO_PM[12]/GPIO0
D3
DDCA_CK/UART0_RX
E2
DDCA_DA/UART0_TX
D2
UART1_RX/GPIO44
E5
UART1_TX/GPIO43
E4
UART2_RX/GPIO64
U24
UART2_TX/GPIO65
U25
PM_UART_TX/GPIO_PM[1]/GPIO7
D4
PM_UART_RX/GPIO_PM[5]/GPIO11
D5
I2C_SCKM2/DDCR_CK/GPIO72
AA21
I2C_SDAM2/DDCR_DA/GPIO71
AB21
GPIO_PM[0]/GPIO6
M5
GPIO_PM[2]/GPIO8
L7
GPIO_PM[4]/GPIO10
J4
GPIO_PM[8]/GPIO14
L5
GPIO_PM[9]/GPIO15
L6
GPIO_PM[11]/GPIO17
L4
LVB0M W24
LVB0P V23
LVB1M W23
LVB1P W25
LVB2M Y24
LVB2P Y25
LVBCKM AA24
LVBCKP Y23
LVB3M AB24
LVB3P AA23
LVB4M AB23
LVB4P AB25
LVA0M AC24
LVA0P AC25
LVA1M AD24
LVA1P AD25
LVA2M AC23
LVA2P AE24
LVACKM AD23
LVACKP AE23
LVA3M AD22
LVA3P AC22
LVA4M AD21
LVA4P AC21
GPIO36 N5
GPIO37 A6
GPIO38 M6
GPIO39 R4
GPIO40 P5
GPIO41 D6
GPIO42 M4
GPIO45 C8
GPIO46 C5
GPIO49 E6
GPIO50 E3
GPIO51 K5
GPIO52 B7
GPIO53 K7
GPIO54 J5
IC400
LGE2111C-MS (PDP_13_MS10)
MS10
RIN0M
M1
RIN0P
M2
GIN0M
L3
GIN0P
L2
BIN0M
K2
BIN0P
K1
SOGIN0
K3
HSYNC0
J2
VSYNC0
J3
RIN1M
R3
RIN1P
R1
GIN1M
R2
GIN1P
P3
BIN1M
N3
BIN1P
N2
SOGIN1
P2
HSYNC1
R7
VSYNC1
R5
RIN2M
V1
RIN2P
V2
GIN2M
U3
GIN2P
U2
BIN2M
T2
BIN2P
T1
SOGIN2
T3
CVBS0
T5
CVBS1
T4
CVBS2
T6
VCOM
U4
CVBSOUT2
T7
RN A2
RP B2
TN B1
TP C2
LED0/GPIO55 A3
LED1/GPIO56 C3
USB1_DM AE9
USB1_DP AD9
HWRESET K4
IRIN/GPIO4 C6
XIN AE4
XOUT AD4
IC400
LGE2111C-MS (PDP_13_MS10)
MS10
VDDC_1
P17
VDDC_2
R17
VDDC_3
R18
VDDC_4
T17
VDDC_5
T18
VDDC_6
U18
VDDC_7
J9
VDDC_8
J11
VDDC_9
P8
VDDC_10
R8
VDDC_11
U11
VDDC_12
V10
AVDDLV
U17
DVDD_DDR
P18
AVDD25_LAN
Y8
AVDD2P5_DADC
AA8
AVDD_MOD
AB8
AVDD25_PGA
AB1
AVSS_PGA
AB2
AVDD_NODIE
W4
AVDD_DMPLL
W5
AVDD_DVI_USB_MPLL
W6
AVDD_AU33
Y6
VDDP
AA6
AVDD_PLL
W7
DVDD_NODIE
Y4
AVDD_DDR0_C
J14
AVDD_DDR0_D_1
J15
AVDD_DDR0_D_2
J16
AVDD_DDR0_D_3
K16
AVDD_DDR1_C
J17
AVDD_DDR1_D_1
L16
AVDD_DDR1_D_2
L17
AVDD_DDR1_D_3
M16
GND_EFUSE
J8
TEST
K8
GND_91
R19
GND_92
R23
GND_93
T23
GND_94
U5
GND_95
U6
GND_96
V3
GND_97
V4
GND_98
V11
GND_99
V15
GND_100
V16
GND_101
V17
GND_102
V18
GND_103
V19
GND_104
V20
GND_105
V21
GND_106
W1
GND_107
W2
GND_108
W11
GND_109
W15
GND_110
W17
GND_111
W18
GND_112
W20
GND_113
W21
GND_114
W22
GND_115
Y7
GND_116
AA7
GND_117
AB6
GND_118
AB7
GND_1 A15
GND_2 A17
GND_3 A20
GND_4 B14
GND_5 B16
GND_6 B18
GND_7 B21
GND_8 C11
GND_9 C12
GND_10 C13
GND_11 C20
GND_12 C23
GND_13 C25
GND_14 D23
GND_15 E17
GND_16 E18
GND_17 E20
GND_18 E23
GND_19 F4
GND_20 F5
GND_21 F6
GND_22 F7
GND_23 F18
GND_24 G4
GND_25 G5
GND_26 G6
GND_27 G7
GND_28 G10
GND_29 G12
GND_30 G15
GND_31 G19
GND_32 G20
GND_33 G24
GND_34 H7
GND_35 H10
GND_36 H12
GND_37 H13
GND_38 H14
GND_39 H15
GND_40 H19
GND_41 H25
GND_42 J1
GND_43 J7
GND_44 J12
GND_45 J13
GND_46 J19
GND_47 J20
GND_48 J24
GND_49 K12
GND_50 K13
GND_51 K14
GND_52 K15
GND_53 K18
GND_54 K19
GND_55 K25
GND_56 L8
GND_57 L12
GND_58 L13
GND_59 L14
GND_60 L15
GND_61 L18
GND_62 L19
GND_63 L20
GND_64 L24
GND_65 M3
GND_66 M8
GND_67 M12
GND_68 M13
GND_69 M14
GND_70 M15
GND_71 M17
GND_72 M18
GND_73 M19
GND_74 M24
GND_75 N1
GND_76 N7
GND_77 N13
GND_78 N14
GND_79 N15
GND_80 N16
GND_81 N17
GND_82 N18
GND_83 N19
GND_84 N20
GND_85 N25
GND_86 P13
GND_87 P14
GND_88 P19
GND_89 P21
GND_90 P24
R447
1M
X400
24MHz
4
GND_2
1 X-TAL_1 2 GND_1
3
X-TAL_2
C451 10pF
C452 10pF
4
L13
MAIN
2012-06-201
7
DECAP FOR SOC
(HIDDEN - UCC)
<SOC_RESET>
AB3
Close to IC with width trace
VDDC : 2026mA
AVDD2P5:172mA
F4
MODEL OPTION
<Normal 2.5V>
<VDDC 1.05V>
HD
PIN NAME
FHD
MODEL_OPT_0
LOW
<Normal Power 3.3V>
AVDD_NODIE:7.362mA
HIGH
AVDD_DDR1:55mA
DECAP FOR SOC (HIDDEN - UCC)
<DDR3 1.5V> <STby 3.3V>
DECAP FOR SOC (HIDDEN - UCC)
MODEL_OPT_1
PIN NO.
AVDD_DDR0:55mA
<CHIP Config>
(I2S_OUT_BCK,I2S_OUT_MCK,PAD_PWM1PAD_PWM0)
B51_no_EJ : 4’b0000 Boot from 8051 with SPI flash
SB51_WOS : 4’b0001 Secure B51 without scramble
SB51_WS : 4’b0010 Secure B51 with scramble
MIPS_SPE_NO_EJ : 4’b0100 Boot from MIPS with SPI flash
MIPS_SPI_EJ_1 : 4’b0101 Boot from MIPS with SPI flash
MIPS_SPI_EJ_2 : 4’b0110 Boot from MIPS with SPI flash
MIPS_WOS : 4’b1001 Secure MIPS without scramble
MIPS_WS : 4’b1010 Scerur MIPS with SCRAMBLE
<CHIP Config(LED_R/BUZZ)>
Boot from SPI CS1N(EXT_FLASH) 1’b0
Boot from SPI_CS0N(INT_FLASH) 1’b1
C4000,C4005,C4006 IS CAP FOR REPAIR
SHOULD BE BOTTOM SIDE
C453 IS CAP FOR REPAIR
SHOULD BE BOTTOM SIDE
C4001 IS CAP FOR REPAIR
SHOULD BE BOTTOM SIDE
C4002 SHOULD NEAR MAIN IC
DECAP READY FOR TEST
DECAP FOR SOC
(HIDDEN - UCC)
AUDIO IN
AUDIO OUT
T2_I2C
I2S_I/F
for SYSTEM EEPROM
from CI SLOT
Internal demod out
DTV_IF
Close to MSTAR
Close to MSTAR
ANALOG SIF
TUNER_I2C
Close to MSTAR
NON_A_DEMODE
AGC 1.25V
100 OHM SERIAL
A_DEMODE 0ohm
*H/W opt :
ETHERNET
<ANALOG & DIGITAL INPUT> <HDMI& SOUND>
<GPIO& LVDS> <VCC &GND>
<PCM & CI>
#POWER FOR MAIN#
<HW_OPT>
Copyright © 2012 LG Electronics Inc. All rights reserved.
Only for training and service purposes
LGE Internal Use Only

THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES
SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION.
FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS
ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR
THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
PCM_A[0]
PCM_A[4]
PCM_A[1]
PCM_A[7]
PCM_A[2]
PCM_A[6]
PCM_A[5]
PCM_A[3]
R573
22
/PF_CE1
RXA4+
RXACK+
AR519
22
OS
RXA2-
R579
2K
R542
10K
R565
1K
OS
RXA1+
RXA4-
RXB3+
RXB2+
PC_SER_DATA
R569
4.7K
READY
/PF_CE0
PC_SER_CLK
R516
100
RXA2-
+3.3V
RXBCK+
R515
4.7K
Commercial
R577 4.7K
RXB4-
RXA0+
/PF_WP
P_SDA
RXB0+
SPI_SCK
RXB2-
/PF_OE
RXB1+
+3.3V_ST
+3.3V_ST
RXACK+
KEY1
RXA4-
RXB2-
RXB2+
R574
22
RXB1-
PF_ALE
+3.3V
R518
100
RXBCK+
RXB3-
RXA1+
RXB0-
PCM_A[0-7]
KEY2
R517
100
P503
TF05-51S
HD
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
R556
3.3K
OS
RXB3-
C555
0.1uF
OS
SPI_SDO
/FLASH_WP
R514
22
I2C_SDA
+5V
RXA0-
RXA4+
IC505
W25Q80BVSSIG
Winbond_OS
3
%WP[IO2]
2
DO[IO1]
4
GND
1
CS
5DI[IO0]
6CLK
7HOLD[IO3]
8VCC
RXA1-
C556
0.1uF
R540
10K
RXB1-
+3.3V_ST
SPI_SDI
LD500
+3.3V_ST
RXA3+
RXB4+
R575
33
P500
104060-8017
FHD
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
/PF_WE
RXA3-
/F_RB
RXBCK-
RXB3+
/SPI_CS
RXA3+
RXA2+
RXA0-
Q500
MMBT3904(NXP)
@optio
E
B
C
+3.3V_ST
R567
1K
OS
RXA0+
+5V
IR
C517
10pF
50V
RXA2+
C552
0.1uF
RXACK-
LED_RED
DISP_EN
RXA3-
C520
10pF
50V
RXB0-
R568
4.7K
OS
R564
10K
+3.3V
RXACK-
RXA1-
RXB4+
AR518
22
OS
RXB0+
I2C_SCL
C554
10uF10V
OS
RXBCK-
RXB4-
R512 4.7K
P_SCL
R513 4.7K
C550
0.1uF
OS
RXB1+
R578
47K
D500
MMBD6100
A2
C
A1
C535
0.1uF
16V
C534
0.1uF
16V
SPI_SCK
/FLASH_WP
R581
33
READY
R580
10K
READY
SPI_SDO
IC506
MX25L6406EMI-12G
READY
3
NC_1
2
VCC
4
NC_2
1
HOLD#
6
NC_4
5
NC_3
7
CS#
8
SO/SIO1 9WP#
10 GND
11 NC_5
12 NC_6
13 NC_7
14 NC_8
15 SI/SIO0
16 SCLK
SPI_SDI
/SPI_CS
+3.3V_ST
C557
0.1uF
READY
+3.3V_ST
C547
0.1uF
16V
P501
12507WR-06L
1
2
3
4
5
6
7UART_RXD
R520 0
R519 0
UART_TXD
P_SDA
PC_SER_CLK
PC_SER_DATA
P_SCL
IC503-*2
M24256-BRMN6TP
ST_OS
3
E2
2
E1
4
VSS
1
E0
5SDA
6SCL
7WC
8VCC
IC503-*1
AT24C256C-SSHL-T(Cu)
ATMEL_OS
3
A2
2
A1
4
GND
1
A0
5SDA
6SCL
7WP
8VCC
IC503-*3
AT24C512C-SSHD-T
ATMEL_NON-OS
3
A2
2
A1
4
GND
1
A0
5SDA
6SCL
7WP
8VCC
IC503
M24512-RMN6TP
ST_NON_OS
3
E2
2
E1
4
VSS
1
E0
5SDA
6SCL
7WC
8VCC
IC505-*3
MX25L6406EM2I-12G
MX_NON-OS
3
WP
2
SO/SIO1
4
GND
1
CS
5SI/SIO0
6SCLK
7HOLD
8VCC
IC505-*1
MX25L8006EM2I-12G
MX_OS
3
WP#
2
SO/SIO1
4
GND
1
CS#
5SI/SIO0
6SCLK
7HOLD#
8VCC
IC505-*2
W25Q64FVSSIG
Winbond_NON-OS
3
WP[IO2]
2
DO[IO1]
4
GND
1
CS
5DI[IO0]
6CLK
7%HOLD[IO3]
8VCC
C518
470pF
READY
C519
470pF
READY
D501
20V
D503 20V D504 20V
D505
20V
D502
20V
IC504
H27U1G8F2CTR-BC
26 NC_17
27 NC_18
28 NC_19
29 I/O0
30 I/O1
31 I/O2
32 I/O3
33 NC_20
34 NC_21
35 NC_22
36 VSS_2
37 VCC_2
38 NC_23
39 NC_24
40 NC_25
41 I/O4
42 I/O5
43 I/O6
44 I/O7
45 NC_26
46 NC_27
47 NC_28
48 NC_29
17
ALE
3
NC_3
6
NC_6
16
CLE
15
NC_10
14
NC_9
13
VSS_1
12
VCC_1
11
NC_8
10
NC_7
9
CE
8
RE
7
R/B
4
NC_4
5
NC_5
25 NC_16 24
NC_15
23
NC_14
2
NC_2
22
NC_13
21
NC_12
1
NC_1
20
NC_11
19
WP
18
WE
IC504-*1
TC58NVG0S3ETA0BBBH
Toshiba_OS
26 NC_17
27 NC_18
28 NC_19
29 I/O1
30 I/O2
31 I/O3
32 I/O4
33 NC_20
34 NC_21
35 NC_22
36 VSS_2
37 VCC_2
38 NC_23
39 NC_24
40 NC_25
41 I/O5
42 I/O6
43 I/O7
44 I/O8
45 NC_26
46 NC_27
47 NC_28
48 NC_29
17
ALE
3
NC_3
6
NC_6
16
CLE
15
NC_10
14
NC_9
13
VSS_1
12
VCC_1
11
NC_8
10
NC_7
9
CE
8
RE
7
RY/BY
4
NC_4
5
NC_5
25 NC_16 24
NC_15
23
NC_14
2
NC_2
22
NC_13
21
NC_12
1
NC_1
20
NC_11
19
WP
18
WE
R522
0
READY
R521
0
READY
Memory.LVDS,IR
L13
5
2012-06-01
NAND Flash
1GBit
LVDS
Key/IR
* LCI: LVDS Connection Indicator
7
NON OS
OS:256KB 
NON_OS:512KB
NVRAM
SERIAL FLASH
NON_OS:64MB
OS:8MB
Copyright © 2012 LG Electronics Inc. All rights reserved.
Only for training and service purposes
LGE Internal Use Only