NXP Semiconductors Freescale Semiconductor 56F805 User manual

Distributor of NXP Semiconductors: Excellent Integrated System Limited
Datasheet of DSP56F805EVM - KIT EVALUATION FOR DSP56F805
Contact us: [email protected] Website: www.integrated-circuit.com
Excellent Integrated System Limited
Excellent Integrated System Limited
Stocking Distributor
Stocking Distributor
Click to view price, real time Inventory, Delivery & Lifecycle Information:
Click to view price, real time Inventory, Delivery & Lifecycle Information:
NXP Semiconductors
NXP Semiconductors
DSP56F805EVM
DSP56F805EVM
For any questions, you can email us directly:
For any questions, you can email us directly:
[email protected]
[email protected]
1 / 85
1 / 85

Distributor of NXP Semiconductors: Excellent Integrated System Limited
Datasheet of DSP56F805EVM - KIT EVALUATION FOR DSP56F805
Contact us: [email protected] Website: www.integrated-circuit.com
56F800
16-bit Digital Signal Controllers
freescale.com
56F805
Evaluation Module User Manual
DSP56F805EVMUM
Rev. 5
07/2005
2 / 85
2 / 85

Distributor of NXP Semiconductors: Excellent Integrated System Limited
Datasheet of DSP56F805EVM - KIT EVALUATION FOR DSP56F805
Contact us: [email protected] Website: www.integrated-circuit.com
3 / 85
3 / 85

Distributor of NXP Semiconductors: Excellent Integrated System Limited
Datasheet of DSP56F805EVM - KIT EVALUATION FOR DSP56F805
Contact us: [email protected] Website: www.integrated-circuit.com
TABLE OF CONTENTS
Table of Contents, Rev. 5
Freescale Semiconductor i
Preface vii
Audience . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . vii
Organization . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . vii
Suggested Reading . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . vii
Notation Conventions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . viii
Definitions, Acronyms, and Abbreviations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ix
References . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . x
Chapter 1
Introduction
1.1 56F805EVM Architecture. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-2
1.2 56F805EVM Configuration Jumpers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-3
1.3 56F805EVM Connections. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-4
Chapter 2
Technical Summary
2.1 56F805. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-3
2.2 Program and Data Memory . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-4
2.3 RS-232 Serial Communications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-5
2.4 Clock Source . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-6
2.5 Operating Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-6
2.6 Debug LEDs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-7
2.7 Debug Support . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-7
2.7.1 JTAG Connector . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-8
2.7.2 Parallel JTAG Interface Connector . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-9
2.8 External Interrupts. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-11
2.9 Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-12
2.10 Power Supply . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-13
2.11 Primary UNI-3 Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-14
2.12 Secondary UNI-3 Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-15
2.13 General Purpose Switches and Run/Stop Switch . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-17
2.14 Serial 10-bit 4-channel D/A Converter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-18
2.15 Motor Control PWM Signals and LEDs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-19
4 / 85
4 / 85

Distributor of NXP Semiconductors: Excellent Integrated System Limited
Datasheet of DSP56F805EVM - KIT EVALUATION FOR DSP56F805
Contact us: [email protected] Website: www.integrated-circuit.com
DSP56F805EVM User Manual, Rev. 5
ii Freescale Semiconductor
2.16 Motor Protection Logic . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-19
2.16.1 Primary UNI-3 Motor Protection Logic . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-20
2.16.2 Secondary UNI-3 Motor Protection Logic . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-21
2.17 Back-EMF and Motor Phase Current Sensing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-23
2.18 Quadrature Encoder/Hall-Effect Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-24
2.19 Zero-Crossing Detection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-24
2.20 CAN Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-25
2.21 Software Feature Jumpers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-26
2.22 Peripheral Connectors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-27
2.22.1 Port B Expansion Connector . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-27
2.22.2 Port D Expansion Connector . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-28
2.22.3 Port E Expansion Connector . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-28
2.22.4 External Memory Control Signal Expansion Connector . . . . . . . . . . . . . . . . . . . . . 2-29
2.22.5 Primary Encoder/Timer Channel A Expansion Connector . . . . . . . . . . . . . . . . . . . 2-29
2.22.6 Secondary Encoder/Timer Channel B Expansion Connector . . . . . . . . . . . . . . . . . 2-30
2.22.7 Timer Channel C Expansion Connector . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-30
2.22.8 Timer Channel D Expansion Connector . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-31
2.22.9 Address Bus Expansion Connector . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-32
2.22.10 Data Bus Expansion Connector . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-33
2.22.11 A/D Port Expansion Connector . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-33
2.22.12 Serial Communications Port 0 Expansion Connector . . . . . . . . . . . . . . . . . . . . . . . 2-34
2.22.13 Serial Communications Port 1 Expansion Connector . . . . . . . . . . . . . . . . . . . . . . . 2-34
2.22.14 Serial Peripheral Interface Expansion Connector . . . . . . . . . . . . . . . . . . . . . . . . . . 2-35
2.22.15 CAN Expansion Connector . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-35
2.22.16 PWM Port A Expansion Connector. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-36
2.22.17 PWM Port B Expansion Connector. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-37
2.23 Secondary UNI-3 Unattached Signal Connector . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-38
2.24 Test Points. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-38
Appendix A
56F805EVM Schematics
Appendix B
56F805EVM Bill of Material
5 / 85
5 / 85

Distributor of NXP Semiconductors: Excellent Integrated System Limited
Datasheet of DSP56F805EVM - KIT EVALUATION FOR DSP56F805
Contact us: [email protected] Website: www.integrated-circuit.com
LIST OF FIGURES
List of Figures, Rev. 5
Freescale Semiconductor iii
1-1 Block Diagram of the 56F805EVM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-2
1-2 56F805EVM Jumper Reference . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-3
1-3 Connecting the 56F805EVM Cables. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-4
2-1 Schematic Diagram of the External Memory Interface. . . . . . . . . . . . . . . . . . . . . . . 2-4
2-2 Schematic Diagram of the RS-232 Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-5
2-3 Schematic Diagram of the Clock Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-6
2-4 Schematic Diagram of the Debug LED Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-7
2-5 Block Diagram of the Parallel JTAG Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-9
2-6 Schematic Diagram of the User Interrupt Interface. . . . . . . . . . . . . . . . . . . . . . . . . 2-11
2-7 Schematic Diagram of the RESET Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-12
2-8 Schematic Diagram of the Power Supply . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-13
2-9 Run/Stop and General Purpose Switches . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-17
2-10 Serial 10-bit, 4-Channel D/A Converter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-18
2-11 PWM Group A Interface and LEDs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-19
2-12 FAULTA1 Selection Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-20
2-13 DC-Bus Over-Voltage and Phase Over-Current Detection Circuits . . . . . . . . . . . . 2-21
2-14 FAULTB1 Selection Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-22
2-15 Primary Back-EMF or Motor Phase Current Sense Signals . . . . . . . . . . . . . . . . . . 2-23
2-16 Zero-Crossing Encoder Interface. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-24
2-17 CAN Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-25
2-18 Software Feature Jumpers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-26
A-1 56F801 Processor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . A-2
A-2 Reset, Mode, Clock & IRQs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . A-3
A-3 Program & Data SRAM Memory . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . A-4
A-4 RS-232 and SCI Connectors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . A-5
A-5 Debug Serial D/A Converter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . A-6
A-6 PWM A AND Three User LEDs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . A-7
A-7 Primary UNI-3 Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . A-8
6 / 85
6 / 85

Distributor of NXP Semiconductors: Excellent Integrated System Limited
Datasheet of DSP56F805EVM - KIT EVALUATION FOR DSP56F805
Contact us: [email protected] Website: www.integrated-circuit.com
DSP56F805EVM User Manual, Rev. 5
iv Freescale Semiconductor
Preliminary
A-8 Secondary UNI-3 Back-EMF, Over-Voltage and Over-Current Sense . . . . . . . . A-9
A-9 User General Purpose Switches and Jumpers . . . . . . . . . . . . . . . . . . . . . . . . . . A-10
A-10 Motor Phase-Current/Back-EMF Voltage Analog Input Selector . . . . . . . . . . . A-11
A-11 Primary and Secondary 3-Phase Over-Current Sense . . . . . . . . . . . . . . . . . . . . A-12
A-12 Primary Zero-Crossing/Quadrature-Encoder or Hall-Effect Selector . . . . . . . . A-13
A-13 Secondary Zero-Crossing/Quadrature-Encoder or Hall-Effect Selector . . . . . . A-14
A-14 Port Expansion Connectors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . A-15
A-15 High-Speed CAN Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . A-16
A-16 Parallel JTAG Host Target Interface and JTAG Connector . . . . . . . . . . . . . . . A-17
A-17 Power Supplies. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . A-18
A-18 Bypass Capacitors and Spare Gates . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . A-19
7 / 85
7 / 85

Distributor of NXP Semiconductors: Excellent Integrated System Limited
Datasheet of DSP56F805EVM - KIT EVALUATION FOR DSP56F805
Contact us: [email protected] Website: www.integrated-circuit.com
LIST OF TABLES
List of Tables, Rev. 5
Freescale Semiconductor v
1-1 56F805EVM Default Jumper Options . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-3
2-1 RS-232 Serial Connector Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-5
2-2 Operating Mode Selection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-6
2-3 JTAG Connector Description. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-8
2-4 Parallel JTAG Interface Disable Jumper Selection . . . . . . . . . . . . . . . . . . . . . . . 2-8
2-5 Parallel JTAG Interface Connector Description . . . . . . . . . . . . . . . . . . . . . . . . . 2-9
2-6 On-Board Host Target Interface Power Source Jumper Selection . . . . . . . . . . 2-10
2-7 Primary UNI-3 Connector Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-14
2-8 Secondary UNI-3 Connector Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-15
2-9 Unused Secondary UNI-3 Connector Signal Description . . . . . . . . . . . . . . . . . 2-16
2-10 D/A Header Description. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-18
2-11 FAULTA1 Source Selection Jumper . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-20
2-12 FAULTB1 Source Selection Jumper . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-22
2-13 CAN Header Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-26
2-14 Port B Connector Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-27
2-15 Port D Connector Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-28
2-16 Port E Connector Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-28
2-17 External Memory Control Signal Connector Description . . . . . . . . . . . . . . . . . 2-29
2-18 Timer A Connector Description. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-29
2-19 Timer B Connector Description. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-30
2-20 Timer C Connector Description. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-30
2-21 Timer D Connector Description. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-31
2-22 External Memory Address Bus Connector Description. . . . . . . . . . . . . . . . . . . 2-32
2-23 External Memory Address Bus Connector Description. . . . . . . . . . . . . . . . . . . 2-33
2-24 A/D Connector Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-33
2-25 SCI0 Connector Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-34
2-26 SCI1 Connector Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-34
8 / 85
8 / 85

Distributor of NXP Semiconductors: Excellent Integrated System Limited
Datasheet of DSP56F805EVM - KIT EVALUATION FOR DSP56F805
Contact us: [email protected] Website: www.integrated-circuit.com
DSP56F805EVM User Manual, Rev. 5
vi Freescale Semiconductor
2-27 SPI Connector Description. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-35
2-28 CAN Connector Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-35
2-29 PWM Port A Connector Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-36
2-30 PWM Port B Connector Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-37
2-31 Secondary UNI-3 Unattached Signal Connector Description . . . . . . . . . . . . . . 2-38
9 / 85
9 / 85

Distributor of NXP Semiconductors: Excellent Integrated System Limited
Datasheet of DSP56F805EVM - KIT EVALUATION FOR DSP56F805
Contact us: [email protected] Website: www.integrated-circuit.com
Preface, Rev. 5
Freescale Semiconductor vii
Preface
This reference manual describes in detail the hardware on the 56F805 Evaluation Module.
Audience
This document is intended for application developers who are creating software for
devices using the Freescale 56F805 part.
Organization
This manual is organized into two chapters and two appendixes.
•Chapter 1, Introduction -
provides an overview of the EVM and its features .
•Chapter 2, Technical Summary - describes in detail the 56F805EVM hardware.
•Appendix A, 56F805EVM Schematics - contains the schematics of the
56F805EVM.
•
Appendix B, 56F805EVM Bill of Material - provides a list of the materials used on the
56F805EVM board .
Suggested Reading
Documentation on the 56F805 and the 56F805EVM kit may be found at this URL:
http://www.freescale.com
10 / 85
10 / 85

Distributor of NXP Semiconductors: Excellent Integrated System Limited
Datasheet of DSP56F805EVM - KIT EVALUATION FOR DSP56F805
Contact us: [email protected] Website: www.integrated-circuit.com
DSP56F805EVM User Manual, Rev. 5
viii Freescale Semiconductor
Notation Conventions
This document uses the following conventions:
Term or Value Symbol Examples Exceptions
Active High Signals
(Logic One)
No special symbol
attached to the 
signal name
A0
CLKO
Active Low Signals
(Logic Zero)
Noted with an 
overbar in text and
in most figures
WE
OE
In schematic drawings,
Active Low Signals
may be noted by a
backslash: /WE
Hexadecimal 
Values
Begin with a “$”
symbol
$0FF0
$80
Decimal Values No special symbol
attached to the 
number
10
34
Binary Values Begin with the letter
“b” attached to the
number
b1010
b0011
Numbers Considered positive
unless specifically
noted as a negative
value
5
-10
Voltage is often shown
as positive: +3.3V
Bold Reference sources,
paths, emphasis
...see:
http://www.freescale.com
11 / 85
11 / 85

Distributor of NXP Semiconductors: Excellent Integrated System Limited
Datasheet of DSP56F805EVM - KIT EVALUATION FOR DSP56F805
Contact us: [email protected] Website: www.integrated-circuit.com
Preface, Rev. 5
Freescale Semiconductor ix
Definitions, Acronyms, and Abbreviations
Definitions, acronyms and abbreviations for terms used in this document are defined below for
reference.
A/D Analog-to-Digital
CAN Controller Area Network, a serial communications peripheral and method
CiA CAN in Automation, an international CAN user’s group that coordinates standards
for CAN communications protocols
D/A Digital-to-Analog
EVM Evaluation Module
GPIO General Purpose Input and Output Port
IC Integrated Circuit
JTAG Joint Test Action Group, a bus protocol/interface used for test and debug
LQFP Low-profile Quad Flat Pack
MPIO Multi Purpose Input and Output Port; shares package pins with other peripherals on
the chip and can function as a GPIO
OnCE
TM
On-Chip Emulation, a debug bus and port created by Freescale to enable designers
to create a low-cost hardware interface for a professional-quality debug
environment
PCB Printed Circuit Board
PLL Phase Locked Loop
PWM Pulse Width Modulation
RAM Random Access Memory
ROM Read-Only Memory
SCI Serial Communications Interface
SPI Serial Peripheral Interface Port
SRAM Static Random Access Memory
UART Universal Asynchronous Receiver/Transmitter
12 / 85
12 / 85

Distributor of NXP Semiconductors: Excellent Integrated System Limited
Datasheet of DSP56F805EVM - KIT EVALUATION FOR DSP56F805
Contact us: [email protected] Website: www.integrated-circuit.com
DSP56F805EVM User Manual, Rev. 5
xFreescale Semiconductor
References
The following sources were referenced to produce this manual:
[1] DSP56800 Family Manual, Freescale Semiconductor, DSP56800FM
[2] DSP56F801/803/805/807 User’s Manual, Freescale Semiconductor,
DSP56F801-7UM
[3] 56F805 Technical Data, Freescale Semiconductor, DSP56F805
[4] CiA Draft Recommendation DR-303-1, Cabling and Connector Pin Assignment,
Version 1.0, CAN in Automation
[5] CAN Specification 2.0B, BOSCH or CAN in Automation
13 / 85
13 / 85

Distributor of NXP Semiconductors: Excellent Integrated System Limited
Datasheet of DSP56F805EVM - KIT EVALUATION FOR DSP56F805
Contact us: [email protected] Website: www.integrated-circuit.com
Introduction, Rev. 5
Freescale Semiconductor 1-1
Chapter 1
Introduction
The 56F805EVM is used to demonstrate the abilities of the 56F805 and to provide a hardware
tool allowing the development of applications that use the 56F805.
The 56F805EVM is an evaluation module board that includes a 56F805 part, peripheral
expansion connectors, external memory and a CAN interface. The expansion connectors are for
signal monitoring and user feature expandability.
The 56F805EVM is designed for the following purposes:
• Allowing new users to become familiar with the features of the 56800 architecture. The
tools and examples provided with the 56F805EVM facilitate evaluation of the feature set
and the benefits of the family.
• Serving as a platform for real-time software development. The tool suite enables the user
to develop and simulate routines, download the software to on-chip or on-board RAM, run
it, and debug it using a debugger via the JTAG/OnCE
TM
port. The breakpoint features of
the OnCE port enable the user to easily specify complex break conditions and to execute
user-developed software at full-speed, until the break conditions are satisfied. The ability
to examine and modify all user accessible registers, memory and peripherals through the
OnCE port greatly facilitates the task of the developer.
• Serving as a platform for hardware development. The hardware platform enables the user
to connect external hardware peripherals. The on-board peripherals can be disabled,
providing the user with the ability to reassign any and all of the controller’s peripherals.
The OnCE port's unobtrusive design means that all of the memory on the board and on the
chip are available to the user.
14 / 85
14 / 85

Distributor of NXP Semiconductors: Excellent Integrated System Limited
Datasheet of DSP56F805EVM - KIT EVALUATION FOR DSP56F805
Contact us: [email protected] Website: www.integrated-circuit.com
DSP56F805EVM User Manual, Rev. 5
1-2 Freescale Semiconductor 
1.1 56F805EVM Architecture
The 56F805EVM facilitates the evaluation of various features present in the 56F805 part. The
56F805EVM can be used to develop real-time software and hardware products based on the
56F805. The 56F805EVM provides the features necessary for a user to write and debug
software, demonstrate the functionality of that software and interface with the customer's
application-specific device(s). The 56F805EVM is flexible enough to allow a user to fully
exploit the 56F805's features to optimize the performance of his product, as shown in Figure 1-1.
Figure 1-1. Block Diagram of the 56F805EVM
56F805
RESET
MODE /
IRQ
Address,
Data &
Control
JTAG / OnCE
XTAL /
EXTAL
SPI
SCI #0
SCI #1
CAN
TIMER
GPIO
PWM #1
A/D
PWM #2
3.3 V &
GND
Peripheral
Expansion
Connector(s)
RESET
LOGIC
MODE / IRQ
LOGIC
Program
Memory
64Kx16-bit
Memory
Expansion
Connector(s)
JTAG
Connector
Parallel
JTAG
Interface
Low Freq
Crystal
Data Memory
64Kx16-bit
DSub
9-Pin
CAN Interface
Debug LEDs
PWM LEDs
Over V Sense
Over I Sense
Zero Crossing
Detect
Secondary
UNI-3
Primary
UNI-3
RS-232
Interface
4-Channel
10-bit D/A
Power Supply
3.3V, 5.0V &
3.3VA
DSub
25-Pin
15 / 85
15 / 85

Distributor of NXP Semiconductors: Excellent Integrated System Limited
Datasheet of DSP56F805EVM - KIT EVALUATION FOR DSP56F805
Contact us: [email protected] Website: www.integrated-circuit.com
56F805EVM Configuration Jumpers
Introduction, Rev. 5
Freescale Semiconductor 1-3
1.2 56F805EVM Configuration Jumpers
Eighteen jumper groups, (JG1-JG18), shown in Figure 1-2, are used to configure various
features on the 56F805EVM board. Table 1-1 describes the default jumper group settings.
Figure 1-2. 56F805EVM Jumper Reference
Table 1-1. 56F805EVM Default Jumper Options
Jumper
Group Comment Jumpers Connections
JG1 PD0 input selected as a high 1–2
JG2 PD1 input selected as a high 1–2
JG3 Primary UNI-3 serial selected 1–2, 3–4, 5–6 & 7–8
JG4 Secondary UNI-3 serial selected 1–2, 3–4, 5–6 & 7–8
JG5 Enable on-board Parallel JTAG Host Target Interface NC
JG6 Use on-board crystal for oscillator input 2–3
JG7 Selects the device’s Mode 0 operation upon exit from reset 1-2
JG8 Enable on-board SRAM 1–2
JG9 Enable RS-232 output 1–2
JG8
JG9
DSP56F805EVM
JG3
1
J29
JTAG
JG14
1
P3
USER
S/N
LED3
P1
Y1
U1
U15
S2 S3
3
1
2
JG13
S1
S4 S5 S6
P1
J31
J2
PWM
4
7
3
6
9
JG12
1
3
2
JG13
1
3
2
J23 J24
JG6
JG1 JG2
1
1
JG9
JG7
JG5
U9 U10
JG4
1
JG8
RESET
IRQB
IRQA
RUN/STOP
GP2
GP1
1
2
78
JG4
12
78
JG3
3
1
2
JG12
31
4
JG14
JG10
6
97
JG10
1
JG1
3
1
JG6
3
1
JG2
3
JG5
JG15
31
JG11
31
JG16
31
JG15
1
JG16
1
JG11
1
JG18
JG17
JG17
JG18
JG7
16 / 85
16 / 85

Distributor of NXP Semiconductors: Excellent Integrated System Limited
Datasheet of DSP56F805EVM - KIT EVALUATION FOR DSP56F805
Contact us: [email protected] Website: www.integrated-circuit.com
DSP56F805EVM User Manual, Rev. 5
1-4 Freescale Semiconductor 
1.3 56F805EVM Connections
An interconnection diagram is shown in Figure 1-3 for connecting the PC and the external +12V
DC power supply to the 56F805EVM board.
Figure 1-3. Connecting the 56F805EVM Cables
JG10 Secondary UNI-3 Analog Temperature Input unused 1–2
JG11 Use Host power for Host Target Interface 1–2
JG12 Primary Encoder Input Selected 2–3, 5–6 & 8–9
JG13 Secondary Encoder Input Selected 2–3, 5–6 & 8–9
JG14 Primary UNI-3 3-Phase Current Sense Selected as Analog Inputs 2–3, 5–6 & 8–9
JG15 Primary UNI-3 Phase A Over-Current Selected for FAULTA1 1–2
JG16 Secondary UNI-3 Phase B Over-Current Selected for FAULTB1 1–2
JG17 CAN termination unselected NC
JG18 Use on-board crystal for oscillator input 1–2
Table 1-1. 56F805EVM Default Jumper Options (Continued)
Jumper
Group Comment Jumpers
Connections
PC-compatible
Cable
Computer
Parallel Extension
56F805EVM
External
+12V
Power
P1
P2
Connect cable
to Parallel/Printer port
with 2.1mm,
receptacle
connector
17 / 85
17 / 85

Distributor of NXP Semiconductors: Excellent Integrated System Limited
Datasheet of DSP56F805EVM - KIT EVALUATION FOR DSP56F805
Contact us: [email protected] Website: www.integrated-circuit.com
56F805EVM Connections
Introduction, Rev. 5
Freescale Semiconductor 1-5
Perform the following steps to connect the 56F805EVM cables:
1. Connect the parallel extension cable to the Parallel port of the host computer
2. Connect the other end of the parallel extension cable to P1, shown in Figure 1-3, on the
56F805EVM board. This provides the connection which allows the host computer to
control the board.
3. Make sure that the external +12V DC, 4.0A power supply is not plugged into a 120V AC
power source
4. Connect the 2.1mm output power plug from the external power supply into P2, shown in
Figure 1-3, on the 56F805EVM board
5. Apply power to the external power supply. The green Power-On LED, LED10, will
illuminate when power is correctly applied.
18 / 85
18 / 85

Distributor of NXP Semiconductors: Excellent Integrated System Limited
Datasheet of DSP56F805EVM - KIT EVALUATION FOR DSP56F805
Contact us: [email protected] Website: www.integrated-circuit.com
DSP56F805EVM User Manual, Rev. 5
1-6 Freescale Semiconductor 
19 / 85
19 / 85

Distributor of NXP Semiconductors: Excellent Integrated System Limited
Datasheet of DSP56F805EVM - KIT EVALUATION FOR DSP56F805
Contact us: [email protected] Website: www.integrated-circuit.com
Technical Summary, Rev. 5
Freescale Semiconductor 2-1
Chapter 2
Technical Summary
The 56F805EVM is designed as a versatile controller development card for developing real-time
software and hardware products to support a new generation of applications in digital and
wireless messaging, servo and motor control, digital answering machines, feature phones,
modems, and digital cameras. The power of the 16-bit 56F805 controller, combined with the
on-board 64K u16-bit external program static RAM (SRAM), 64K u16-bit external data
SRAM, CAN interface, Hall-Effect/Quadrature Encoder interface, motor zero crossing logic,
motor bus over-current logic, motor bus over-voltage logic and parallel JTAG interface, makes
the 56F805EVM ideal for developing and implementing many motor controlling algorithms, as
well as for learning the architecture and instruction set of the 56F805 processor.
The main features of the 56F805EVM include:
• 56F805 16-bit +3.3V controller operating at 80MHz [U1]
• External fast static RAM (FSRAM) memory [U15], configured as:
— 64Ku16 bits of program memory with 0 wait states at 70MHz
— 64Ku16 bits of data memory with 0 wait states at 70MHz
• 4-Channel 10-bit Serial D/A, SPI for real-time user data display [U18]
• 8.00MHz crystal oscillator for frequency generation [Y1]
• Optional external oscillator frequency input connector [JG6 and JG18]
• Joint Test Action Group (JTAG) port interface connector for an external debug Host
Target Interface [J29]
• On-board Parallel JTAG Host Target Interface, with a connector for a PC printer port
cable [P1]
• RS-232 interface for easy connection to a host processor [U16 and P3]
• CAN interface for high speed, 1.0Mbps, communications [U20 and J26]
• CAN bypass and bus termination [J32 and JG17]
• Connector to allow the user to connect his own SPI0 / MPIO-compatible peripheral [J16]
20 / 85
20 / 85