Pentek 7341 User manual
Page 2 Pentek Model 7341 Installation Manual
Warranty
Pentek warrants that all produ ts manufa tured by Pentek onform to published Pentek spe ifi ations and are free from defe ts in materi−
als and workmanship for a period of one year from the date of delivery when used under normal operating onditions and within the ser−
vi e onditions for whi h they were furnished. The obligation of Pentek arising from a warranty laim shall be limited to repairing or at its
option, repla ing without harge, any produ t that in Pentek’s sole opinion proves to be defe tive within the s ope of the warranty. Pentek
must be notified in writing of the defe t or non onformity within the warranty period and the affe ted produ t returned to Pentek within
thirty days after dis overy of su h defe t or non onformity. Buyer shall prepay shipping harges, taxes, duties and insuran e for produ ts
returned to Pentek for warranty servi e. Pentek shall pay for the return of produ ts to buyer ex ept for produ ts returned from another
ountry.
Pentek shall have no responsibility for any defe t or damage aused by improper installation, unauthorized modifi ation, misuse, negle t,
inadequate maintenan e, or a ident, or for any produ t that has been repaired or altered by anyone other than Pentek or its authorized
representatives.
The warranty des ribed above is buyer’s sole and ex lusive remedy and no other warranty, whether written or oral, is expressed or
implied. Pentek spe ifi ally dis laims fitness for a parti ular purpose. Under no ir umstan es shall Pentek be liable for any dire t, indi−
re t, spe ial, in idental, or onsequential damages, expenses, losses or delays (in luding loss of profits) based on ontra t, tort, or any
other legal theory.
Copyrights
The ontents of this publi ation are Copyright © 2008−2009, Pentek, In . All Rights Reserved. Contents of this publi ation may not be
reprodu ed in any form without written permission.
Trademarks
Pentek, GateFlow, and ReadyFlow are registered trademarks or trademarks of Pentek, In .
Compa t PCI is a registered trademark of PICMG−PCI Industrial Computer Manufa turer's Group, In . DuPont is a trademark of E.I. du
Pont de Nemours and Company. Linux is a registered trademark of Linus B. Torvaids. PowerPC is a registered trademark of International
Business Ma hines Corporation. Mi rosoft and Windows are registered trademarks of Mi rosoft Corporation. VxWorks is a registered
trademark of Wind River Systems, In . Te hnobox is a trademark of Te hnobox, In . Xilinx, MultiLINX, and Virtex−II Pro are registered
trademarks or trademarks of Xilinx, In .
Manual Revision History
Date Revision Comments
11/19/07 Preliminary Initial release.
1/17/08 Se t 2.3, orre ted Pentek part # for JTAG PCB to 004.71402. Table 7−10, orre ted DAC data format.
1/24/08 Se t. 1.16, hanged transformer−related spe s for new analog input/output transformers.
4/17/08 Se t 2.2.1, added Jumper Blo k des riptions and default settings. Se t 4.10, added Note that JB1 pins
1−2 must be shorted to write−enable FLASH memory.
11/13/08 A Manual released, Revision A. Se t 2.3, added Xilinx JTAG J4 onne tor for Pentek JTAG PC Rev B.
11/20/09 B Changed to Installation Manual, see 800.7141 for Operating & Programming instru tions.
Added Option 703 CCA installation instru tions.
Printed in the United States of Ameri a.
Pentek Model 7341 Installation Manual Page 3
Page
Table of Contents
Rev.: B
Chapter 1: Introduction
1.1 General Des ription..............................................................................................................................5
1.2 Features ..................................................................................................................................................5
1.3 Model 7341 Do umentation ................................................................................................................5
1.4 Blo k Diagram.......................................................................................................................................6
igure 1−1: Model 7341 Block Diagram...........................................................................................6
1.5 Prin iple of Operation..........................................................................................................................7
1.6 Spe ifi ations.........................................................................................................................................8
Chapter 2: Installation and Connections
2.1 Inspe tion...............................................................................................................................................9
igure 2−1: Model 7341 Assembly....................................................................................................9
2.2 Jumper Settings...................................................................................................................................10
igure 2−2: PMC to cPCI Carrier, PMC Connection Side..........................................................11
2.2.1 Removing PMC Module from PCI Carrier .................................................................12
igure 2−3: Removing PMC Module from cPCI Carrier...........................................12
2.2.2 Removing PMC Module from PCI Carrier − Condu tion Cooled ..........................13
igure 2−4: Model 7141−703 PMC Mounting..............................................................13
2.2.3 Repla ing PMC Module onto PCI Carrier ...................................................................14
igure 2−5: cPCI Carrier PMC Connections ................................................................14
2.2.4 Repla ing PMC Module onto PCI Carrier − Condu tion Cooled ...........................15
igure 2−6: cPCI Carrier PMC Connections ................................................................15
2.3 7141 PMC Module Jumpers ..............................................................................................................16
igure 2−7: 7141 PMC Module, Component Side .......................................................................16
Table 2−1: Jumper Blocks JB1 & JB2..............................................................................................16
2.4 Installing the Model 7341 in a PCI Card Cage..............................................................................17
2.5 FPGA I/O Conne tions (Option 104) ..............................................................................................18
Table 2−2: Option 104 PGA I/O Pin Connections.....................................................................19
2.6 Front Panel Conne tions....................................................................................................................20
igure 2−8: 7141 PMC ront Panel.................................................................................................20
2.6.1 Analog Input Conne tors ................................................................................................20
2.6.2 Analog Output Conne tors .............................................................................................20
2.6.3 Clo k Input Conne tors ...................................................................................................20
2.6.4 SYNC/GATE Conne tor .................................................................................................21
Table 2−3: SYNC/GATE Connector Pins .....................................................................21
2.7 Front Panel LEDs................................................................................................................................22
2.7.1 Overload LEDs ..................................................................................................................22
2.7.2 Clo k LEDs ........................................................................................................................22
2.7.3 Master LEDs ......................................................................................................................22
2.7.4 Terminate LEDs ................................................................................................................22
2.7.5 Over Temperature LED ...................................................................................................22
Page 4 Pentek Model 7341 Installation Manual
Page
Table of Contents
Rev.: B
Chapter 2: Installation and Connections ( ontinued)
2.8 Signal Conne tions − Option 703..................................................................................................... 23
igure 2−9: Model 7141−703 PCB View, Component Side........................................................ 23
igure 2−10: Model 7341−703 ront Panel ................................................................................... 24
Pentek Model 7341 Installation Manual Page 5
Rev.: B
Chapter 1: Introduction
1.1 General Description
The Pentek Model 7341 is a omplete software radio trans eiver suitable for onne tion
to HF or IF ports of a ommuni ations system. Using the 3U Compa t PCI® ( PCI)
board format, it in ludes two A/D and two D/A onverters apable of bandwidths
greater than 40 MHz.
The Model 7341 onsists of one digital trans eiver PMC (PCI Mezzanine Card) module
mounted on a PMC to PCI 3U arrier board, assembled and tested as a single PCI
board. It it ready to plug into a 3U PCI hassis.
1.2 eatures
Two 80−MHz or 105−MHz, 14−bit A/D onverters
Four digital down onverters
One digital up onverter with two 500−MSPS, 16−bit D/A onverters
512 MBytes of DDR SDRAM
Xilinx® Virtex−II Pro™ Series FPGA
Up to 2.56 se onds of delay or data apture at 100 MHz
Dual timing buses for independent input and output lo k rates
LVDS timing bus an syn hronize multiple modules
32 pairs of LVDS onne tions to the Virtex−II Pro FPGA for ustom I/O
Optional ondu tion− ooled versions available
1.3 Model 7341 Documentation
This Model 7341 Installation Manual des ribes the installation and onne tions for the
7341 PCI assembly. Do umentation of the 7141 PMC operation and programming is
provided in the supplied Model 7141 Operating Manual, Pentek do ument #800.71410.
Datasheets for the programmable devi es on the Model 7341 are provided in the Pentek
Model 7x41 Series Supplemental Manual, part number 809.71410. This do ument is
available on the CD provided by Pentek, in file 80971410.pdf (PDF format).
Page 6 Pentek Model 7341 Installation Manual
Rev.: B
1.4 Block Diagram
The following is a simplified blo k diagram of the Model 7341.
GC4016
ANNEL
DIGITAL
RECEIVER
4−CH
CH 1
RF In
EXT
CLK A In
CH 2
RF In
LTC2255 #1
14−BIT A/D
LTC2255 #2
14−BIT A/D
RF
TRANSFORMER
14 14
TIMING BUS
GENERATOR A
TTL G te/
Trigger
XTL
OSC.
SYNC,
INTERRUPTS
& CONTROL
RF
TRANSFORMER
Control/
St tus
A/D 1
To All
Sections
PCI BUS 64 Bits/ 66 MHz)
64
24
PCI7140
PCI Interface
FPGA I/O
(Option 104)
Virtex−II Pro FPGA
Sync Bus B
TIMING BUS
GENERATOR B
XTL
OSC.
LVDS Clock A
LVDS Sync A
LVDS G te A
LVDS Clock B
LVDS Sync B
LVDS G te B
TTL Sync
Sync Bus A
CH 1
RF Out
RF
TRANSFORMER
RF
TRANSFORMER
CH 2
RF Out
DAC5686
16−BIT D/A & DUC
EXT
CLK B In
16
DDR
SDRAM
32M x 32
DDR
SDRAM
64M x 32
DDR
SDRAM
32M x 32
A/D 2 DACBDACA
DDCA
DDCD
FLASH
8M x 16
16
64
32
16
32 32
cPCI J2
7141 PMC Module
cPCI Carrier Board
cPCI J1
Figure 1−1: Model 7341 Block Diagram
Pentek Model 7341 Installation Manual Page 7
Rev.: B
1.5 Principle of Operation
The Model 7341 is a omplete software radio trans eiver suitable for dire t onne tion
to HF or IF ports of a ommuni ations system. Using the PCI board format, the 7341
in ludes two A/D and two D/A onverters.
The 7341 features a Xilinx® Virtex−II Pro™ XC2VP50 Field−Programmable Gate Array.
The FPGA an be pre− onfigured with one of a variety of optional IP ores to provide
signal translation, pro essing and time delay fun tions. In addition to pre− onfigured
fun tions, user− reated FPGA programming is supported by Pentek's GateFlow®
Designer's Kit, Model 4953 Option 140. FPGA I/O onne tions are provided through
the optional PMC P4 onne tor (Option 104).
The 7341 in ludes a large 512−MByte blo k of DDR SDRAM. This memory is on−
trolled by the FPGA and is organized as two 128−MByte banks, 32 Mbyte deep by 32
bits wide and one 256−MByte bank, 64 Mbytes deep and 32 bits wide. Separate banks
(separate address and data per bank) allow simultaneous a ess to all banks. This
memory an be used as buffer memory when transferring data between board resour e
or to off−board resour es.
Dual A/D onverters provide input to a FPGA, where the data an be formatted, pro−
essed or routed to board resour es in luding the GC4016 quad digital down onverter.
The board design provides a dual hannel feedba k path between the FPGA and the
digital down onverter, allowing signals that have been pro essed or time delayed
inside of the FPGA to be sent to the digital down onverter's input.
Dual D/A onverters in lude both interpolation filters and an up onverter stage apa−
ble of produ ing base band I & Q, quadrature modulation, and single−sideband
up onversion analog output.
The 7341 in ludes dual onboard rystal os illators for lo king, but an also a ept
external lo ks through a pair of front panel MMCX onne tors. The PMC is equipped
with a dual LVDS front panel lo k and syn bus that an syn hronize up to eight
modules with built−in master/termination fun tions. The bus format is ompatible
with other Pentek PMC and VIM modules and will work with the Model 9190 Clo k
and Syn Distribution Amplifier for syn hronizing up to 80 modules.
Page 8 Pentek Model 7341 Installation Manual
Rev.: B
1.6 Specifications
PMC Signal Processing
Refer to the Model 7141 Operating Manual, Pentek do ument #800.71410
PMC to cPCI Carrier (3U)
Device:
Standard: Dynami Engineering PCI2PMC
Option 703: A romag ACPC4610CC (Condu tion ooled)
PMC Slots: One PMC site
PCI Bus Interface:
Standard: 32 or 64 bit, 33 or 66 MHz
Option 104: 32 bit, 33 or 66 MHz
Power
cPCI Carrier
With no PMC: (TBD)
7141 PMC
Current Draw: 3.3V 5V +12V −12V
Option 050,100: 1.07A 2.58A 0.2A 0.2A
(105 MHz A/D and standard FPGA fun tions)
Option 050,100,430: 1.10A 3.37A 0.2A 0.2A
(105 MHz A/D and GateFlow Core installed − i.e., heavy FPGA usage)
(±12V only onne ted to voltage test ir uit)
Total Power:
Option 050,100: 16.91 W
Option 050,100,430: 20.96 W
(Note: FPGA power onsumption will vary based on usage)
Physical
Dimensions: 3U 4HP PCI ard
Depth: 160.0 mm (6.3 in.)
Height: 100 mm (3.94 in.)
Weight:
PCI Carrier
Standard: (TBD)
Option 703: 230 grams (8 oz)
7141 PMC 127.6 grams (4.5 oz)
Environmental
Commercial Applications, Level L0
Cooling Method (operational): For ed Air
Operating Temperature: 0° to 50°C
Storage Temperature: −20° to 90°C
Relative Humidity: 0 to 95% non− ondensing
Pentek Ruggedization Level L3 (Option −703)
Cooling Method (operational): Condu tion Cooled
Operating Temperature: −40° to 70°C
Storage Temperature: −50°C to 100°C
Relative Humidity: 5−95% Non−Condensing
Pentek Model 7341 Installation Manual Page 9
Rev.: B
Chapter 2: Installation and Connections
2.1 Inspection
After unpa king, inspe t the unit arefully for possible damage to onne tors or om−
ponents. If any damage is dis overed, onta t Pentek immediately at (201) 818−5900.
Please save the shipping ontainer and pa king material in ase reshipment is required.
The following figure illustrates the omplete Model 7341 assembly as shipped, with the
7141 PMC module mounted onto the PMC to PCI 3U arrier (standard arrier illus−
trated).
PMC to cPCI
Carrier
7141 PMC Module
J
J1
PMC
Panel
cPCI
Front
Panel
Figure −1: Model 7341 Assembly
Page 10 Pentek Model 7341 Installation Manual
Rev.: B
2.2 Jumper Settings
The following subse tions over user operating parameters that are set by shorting
jumpers on the Model 7341.
As shipped from the fa tory, jumpers are installed in default positions on your board.
The default operating parameters they sele t may or may not meet your requirements.
Before installing your Model 7341, please review the following subse tions to deter−
mine whether you need to hange any of these settings.
The Model 7341 in ludes one Pentek 7141 PMC module mounted on a PMC to PCI 3U
arrier. Different PCI arriers are used depending on the Option ordered.
Standard − Dynami Engineering model PCI2PMC
Option 703 ( ondu tion− ooled) − A romag ACPC4610CC
These PCI arrier models are illustrated in Figure 2−2 on the next page.
As shipped, the 7141 PMC module is mounted onto the PMC to PCI arrier. Note that
the jumper blo ks on the PMC are lo ated on the omponent side of the PMC, and are
not a essible in this shipped onfiguration. If you need to a ess the jumpers on the
7141 PMC, you must first remove the PMC module from the PCI arrier, as des ribed
in Se tion 2.2.1 (or Se tion 2.2.2 for the Option 703 arrier).
The jumpers on the PMC to PCI arrier have been fa tory set by Pentek for the onfig−
uration shipped.
Note
The user should not change jumpers not identified in these figures—these are
reserved for factory test and setup purposes only.
Pentek Model 7341 Installation Manual Page 11
Rev.: B
2.2 Jumper Settings ( ontinued)
cPCI
Front
Panel
1
2
63
64
1
2
63
64
Jn1
Jn
Jn3
Jn4
1
2
63
64
1
2
63
64
J
J1
J
J1
1
2
63
64
J1
1
2
63
64
J11
J14
1
2
63
64
J13
1
2
63
64
Figure − : PMC to cPCI Carrier, PMC Connection Side
PMC Card
Connectors
Standard Carrier
Option 703 Carrier
7141 PMC
Ejectors
7141 PMC
Page 12 Pentek Model 7341 Installation Manual
Rev.: B
2.2 Jumper Settings ( ontinued)
2.2.1 Removing PMC Module from cPCI Carrier
NOTE: For the Option 703 arrier, see Se tion 2.2.2.
1) From the omponent side of the Model 7341 assembly (side with the PMC
mounted), uns rew the two pan−head Phillips standoff mounting s rews
from the 7141 PMC module (see illustration below).
2) GENTLY, pull on the PMC module to disengage the ard’s onne tors
from the PCI arrier’s PMC onne tors. Slide the 7141 PMC front panel
out of the opening from behind the PCI arrier front panel.
CAUTION
Perform all steps at a static−controlled work workstation.
PMC to cPCI
Carrier
7141 PMC Module
J
J1
PMC
Panel
Standoff
Screws
Figure −3: Removing PMC Module from cPCI Carrier
Pentek Model 7341 Installation Manual Page 13
Rev.: B
2.2 Jumper Settings ( ontinued)
2.2.2 Removing PMC Module from cPCI Carrier − Condu tion Cooled
1) From the omponent side of the Model 7341−703 assembly (side with the
PMC mounted), uns rew the four primary thermal interfa e s rews from
the front edge and the five s rews from the enter bar area of the PMC
module, as illustrated below.
2) Uns rew the six se ondary thermal interfa e s rews from the side bar
areas of the PMC ard, as illustrated above.
3) Uns rew the two PMC standoff s rews from the standoff holes in the PMC
ard, as illustrated above.
4) GENTLY, pull on the 7141−703 PMC module to disengage the ard’s
onne tors from the PCI arrier’s PMC onne tors.
CAUTION
Perform all steps at a static−controlled work workstation.
Primary Thermal
Interface Screws (9)
Secondary Thermal
Interface Screws (6)
PMC Standoff
Screws ( )
Heat Conductor Plate
(no screw)
Figure −4: Model 7141−703 PMC Mounting
Page 14 Pentek Model 7341 Installation Manual
Rev.: B
2.2 Jumper Settings ( ontinued)
2.2.3 Replacing PMC Module onto cPCI Carrier
After any hanges, re−install the PMC onto the PCI arrier, as des ribed
below. See Figure 2−2 on page 11 for illustration of the PCI arrier PCB.
NOTE: For the Option 703 arrier, see Se tion 2.2.4.
1) Position the 7141 PMC front panel into the opening from behind the PCI
arrier slot panel (see Figure 2−1 on page 9). Align the PMC module so
that the PMC standoff and key holes on the PMC ard are aligned over the
standoffs and PMC key on the PCI arrier (see illustration below).
NOTE: For proper operation of the Model 7341, the PMC key must be in
the 3.3V position, as illustrated below.
2) GENTLY but firmly, press down on the areas of the PMC opposite the
onne tors to fully seat the ard’s onne tors into the PCI arrier. The
four onne tors on the underside of the PMC should onne t smoothly
with the orresponding PMC onne tors on the adapter.
3) Se ure the PMC to the PCI arrier by s rewing the two pan−head Phillips
s rews (removed in Se tion 2.2.1 above) through the standoff holes on the
PMC into the standoffs on the PCI arrier (see illustration above).
PMC
Standoff
PMC
Standoff
Standoff
Screw
Standoff
Screw
PMC key
PMC connectors
PMC to cPCI Carrier
Figure −5: cPCI Carrier PMC Connections
Pentek Model 7341 Installation Manual Page 15
Rev.: B
2.2 Jumper Settings ( ontinued)
2.2.4 Replacing PMC Module onto cPCI Carrier − Condu tion Cooled
1) Position the 7141−703 PMC front panel into the opening from behind the
PCI arrier slot panel. Align the PMC module so that the PMC standoff
and key holes on the PMC ard are aligned over the standoffs and PMC
key on the PCI arrier (see illustration below).
2) GENTLY but firmly, press down on the areas of the PMC opposite the
onne tors to fully seat the ard’s onne tors into the PCI arrier. The
four onne tors on the underside of the PMC should onne t smoothly
with the orresponding PMC onne tors on the adapter.
3) Se ure the 7141−703 PMC to the two primary thermal interfa e rails on the
PCI arrier frame by s rewing the four mounting s rews into the front
edge and five mounting s rews into the enter bar area of the PMC ard
into the PCI arrier, as illustrated in Figure 2−4 on page 13. (Use the
s rews removed in Step 1 of removing the PMC Module, Se tion 2.2.2.)
4) Se ure the 7141−703 PMC to the two se ondary thermal interfa e rails by
s rewing the six mounting s rews through the side bar areas of the PMC
ard into the PCI arrier, as illustrated in Figure 2−4 on page 13. (Use the
s rews removed in Step 2 of removing the PMC Module, Se tion 2.2.2.)
5) Se ure the 7141−703 PMC to the baseboard PMC interfa e by s rewing the
two PMC standoff s rews through the standoff holes in the PMC ard into
the PMC standoffs, as illustrated in Figure 2−4 on page 13.
PMC
Standoff
PMC
Standoff
Standoff
Screw
Standoff
Screw
PMC key
PMC connectors
PMC to cPCI Carrier
Figure −6: cPCI Carrier PMC Connections
Page 16 Pentek Model 7341 Installation Manual
Rev.: B
2.3 7141 PMC Module Jumpers
An assembly drawing of the omponent side of the 7141 PCB is provided below, show−
ing the jumper blo ks and PMC onne tors on the board. Jumper blo ks JB1 and JB
are for fa tory use only, ex ept JB1 pins 1−2, whi h write−enable FLASH memory, as
shown in Table 2−1 below.
Table −1: Jumper Blocks JB1 & JB
Jumper Pins State Function
JB1 1− Installed * Write Enable FLASH Memory
Removed Write Protect FLASH Memory
3−4 Removed * Factory Use only
JB 1− Removed * Factory Use only
3−4 Installed * Factory Use only
* Factory Default Setting
Note
DO NOT change the Factory Use jumper settings!
Front
Panel
1
2
63
64
1
2
63
64
1
2
63
64
1
2
63
64
P11
P12
P13
P14
JB1JB2
320. 714 10 REV. B
Figure −7: 7141 PMC Module, Component Side
PMC
Connectors
Jumper
Blocks
Pentek Model 7341 Installation Manual Page 17
Rev.: B
2.4 Installing the Model 7341 in a cPCI Card Cage
After the ne essary jumpers have been set and the assembly of the PCI arrier board
and PMC module has been ompleted (Se tion 2.2), install the omplete Model 7341
assembly into the PCI Card Cage.
The board is fully ompliant with the PCI Lo al Bus Spe ifi ation, Revision 2.1.
Refer to Figure 2−1 on page 9 for illustration of the omplete Model 7341 assembly.
1) Orient the PCI hassis on your work surfa e su h that the front panel fa es you.
2) Sele t a va ant PCI slot in whi h to install the Pentek 7341 assembly, and remove the
blank over plate on the front panel.
3) Before tou hing the Model 7341 assembly, tou h the ase of your omputer's power
supply, to dis harge any stati ele tri al harge that may have a umulated on you.
Then, remove the 7341 assembly from its anti−stati pa kaging, and install the ard's
onne ting edge into the sele ted PCI so ket.
NOTE: If you have the ondu tion− ooled Option 703, the analog input, lo k input,
and analog output signal onne tors are lo ated on the 7141−703 PCB, and
their onne tions must be made before the 7341 assembly is installed in the
hassis. See Se tion 2.8 for these onne tions.
NOTE: Be ertain that the ard edge is properly aligned with the PCI onne tor.
Gentle pressure should be suffi ient to fully seat the ard edge in the
onne tor.
DO NOT ATTEMPT TO ORCE THE CARD INTO THE SLOT!
If ex essive for e is ne essary, then the ard is probably misaligned. Damage
to either the PCI motherboard or the 7341 will be the most likely result of
attempts at for ed installations.
4) After the 7341 assembly is fully and properly seated in the PCI onne tor, se ure the
ard's front panel to the PCI hassis.
This ompletes the installation pro edure.
CAUTION
REMOVE POWER to the cPCI backplane before installation!
DO NOT plug the 7341 into a cPCI backplane with anything other than 3.3V
PMC signal levels.
Page 18 Pentek Model 7341 Installation Manual
Rev.: B
2.5 PGA I/O Connections (Option 104)
Option 104 for the Model 7341 provides onne tions from the XC2VP50 FPGA spare
pins to the PCI J onne tor on the PCI arrier board (see Figure 2−1).
These onne tions are programmed for low−voltage differential signals (LVDS) in the
default FPGA onfiguration—the user an re onfigure these pins with ustom FPGA
programming.
The 7141 PMC module onne ts to the PCI arrier with four 64−pin onne tors, desig−
nated P11 through P14 on the PMC (see Figure 2−7). These onne tors are defined by
the PMC standard as follows:
•P11 and P1 (PMC Pn1 and Pn2 respe tively) ontain the 32−bit PCI bus interfa e
plus asso iated power, ground, reserved pins, and other ne essary signals.
•P13 (PMC Pn3) supports expansion to the 64−bit PCI bus interfa e.
•P14 (PMC Pn4) supports user−defined I/O, as des ribed below.
With Model 7341 Option 104, the PMC to PCI arrier routes the 64 signals from the
P14 onne tor of PMC module to the PCI J onne tor.
With Option 104, 32 pairs of LVDS onne tions are routed from the XC2VP50 FPGA to
PMC onne tor P14. These are available to the user for ustom I/O. Table 2−2, on the
following page, identifies the low−voltage differential signals (LVDS) that are on−
ne ted from the FPGA to the PMC P14 onne tor pins on the PMC, and to the PCI J
onne tor pins. Note that ea h pin is defined as either input or output from the FPGA,
as identified in the table.
Use the FPGA Data In/Out Registers (refer to the Model 7141 Operating Manual,
Pentek do ument #800.71410, for des ription of these registers) to read and write data
using this onne tor.
• The LVDS_OUT signals in Table 2−2 are from the FPGA Data Out Register, with
LVDS_OUT_x0 from bit D0 and LVDS_OUT_x15 from bit D15.
• The LVDS_IN signals are for the FPGA Data In Register, with LVDS_IN_x0 from bit
D0 and LVDS_IN_x15 from bit D15.
Pentek Model 7341 Installation Manual Page 19
Rev.: B
2.5 PGA I/O Connections ( ontinued)
Table − : Option 104 FPGA I/O Pin Connections
FPGA Signal PMC P14 Pin cPCI J Pin FPGA Signal PMC P14 Pin cPCI J Pin
LVDS_OUT_N0 1 Row E − 13 LVDS_OUT_N8 33 Row C − 7
LVDS_IN_N0 2 Row D − 13 LVDS_IN_N8 34 Row B − 7
LVDS_ OUT _P0 3 Row C − 13 LVDS_ OUT _P8 35 Row A − 7
LVDS_IN_P0 4 Row B − 13 LVDS_IN_P8 36 Row E − 6
LVDS_ OUT _N1 5 Row A − 13 LVDS_ OUT _N9 37 Row D − 6
LVDS_IN_N1 6 Row E − 12 LVDS_IN_N9 38 Row C − 6
LVDS_ OUT _P1 7 Row D − 12 LVDS_ OUT _P9 39 Row B − 6
LVDS_IN_P1 8 Row C − 12 LVDS_IN_P9 40 Row A − 6
LVDS_ OUT _N2 9 Row B − 12 LVDS_ OUT _N10 41 Row E − 5
LVDS_IN_N2 10 Row A − 12 LVDS_IN_N10 42 Row D − 5
LVDS_ OUT _P2 11 Row E − 11 LVDS_ OUT _P10 43 Row C − 5
LVDS_IN_P2 12 Row D − 11 LVDS_IN_P10 44 Row B − 5
LVDS_ OUT _N3 13 Row C − 11 LVDS_ OUT _N11 45 Row A − 5
LVDS_IN_N3 14 Row B − 11 LVDS_IN_N11 46 Row E − 4
LVDS_ OUT _P3 15 Row A − 11 LVDS_ OUT _P11 47 Row D − 4
LVDS_IN_P3 16 Row E − 10 LVDS_IN_P11 48 Row C − 4
LVDS_ OUT _N4 17 Row D − 10 LVDS_ OUT _N12 49 Row B − 4
LVDS_IN_N4 18 Row C − 10 LVDS_IN_N12 50 Row A − 4
LVDS_ OUT _P4 19 Row B − 10 LVDS_ OUT _P12 51 Row E − 3
LVDS_IN_P4 20 Row A − 10 LVDS_IN_P12 52 Row D − 3
LVDS_ OUT _N5 21 Row E − 9 LVDS_ OUT _N13 53 Row C − 3
LVDS_IN_N5 22 Row D − 9 LVDS_IN_N13 54 Row B − 3
LVDS_ OUT _P5 23 Row C − 9 LVDS_ OUT _P13 55 Row A − 3
LVDS_IN_P5 24 Row B − 9 LVDS_IN_P13 56 Row E − 2
LVDS_ OUT _N6 25 Row A − 9 LVDS_ OUT _N14 57 Row D − 2
LVDS_IN_N6 26 Row E − 8 LVDS_IN_N14 58 Row C − 2
LVDS_ OUT _P6 27 Row D − 8 LVDS_ OUT _P14 59 Row B − 2
LVDS_IN_P6 28 Row C − 8 LVDS_IN_P14 60 Row A − 2
LVDS_ OUT _N7 29 Row B − 8 LVDS_ OUT _N15 61 Row E − 1
LVDS_IN_N7 30 Row A − 8 LVDS_IN_N15 62 Row D − 1
LVDS_ OUT _P7 31 Row E − 7 LVDS_ OUT _P15 63 Row C − 1
LVDS_IN_P7 32 Row D − 7 LVDS_IN_P15 64 Row B − 1
Page 20 Pentek Model 7341 Installation Manual
Rev.: B
2.6 ront Panel Connections
The front panel of the 7141 PMC is illustrated in the figure at
the right. The panel fits into the slot opening on the PMC to
PCI arrier, as illustrated in Figure 2−1 on page 9.
NOTE: For the Option 703 onne tions, see Se tion 2.8.
The front panel in ludes six MMCX oaxial mi rominiature
onne tors for input/output of analog and lo k signals, and a
26−pin Syn bus input/output onne tor. These onne tors
are des ribed in the following subse tions.
The front panel also in ludes nine LED indi ators. These are
des ribed in Se tion 2.7, on page 22.
2.6.1 Analog Input Connectors CH1 IN, CH IN
The front panel has two MMCX oaxial so ket
re epta les for analog signal inputs, one for ea h
A/D input hannel, labeled CH 1 and CH IN.
The analog input signal must be +4 dBm full s ale.
Ea h input drives an RF transformer, with 50 Ω
input impedan e.
2.6.2 Analog Output Connectors CH1 OUT, CH OUT
The front panel has two MMCX oaxial so ket
re epta les for analog signal outputs, labeled CH 1
and CH OUT, one for ea h D/A output hannel.
The analog output signal of ea h hannel is within the range of +4 dBm
(−2 dBm with Option 002). Ea h output is driven by an RF transformer with
50 Ω output impedan e.
2.6.3 Clock Input Connectors EXT CLK A, B
The front panel has two MMCX oaxial so ket re epta les, labeled EXT CLK
A and CLK B, for input of external sample lo ks.
The external lo k signals must be a sine wave of 0 to 10 dBm, with a fre−
quen y from 1 to 125 MHz for ADC use, or from 1 to 300 MHz for DAC use.
The lo ks an be used as the referen e signal to derive the sample lo k sig−
nal for the A/D onverters and digital re eivers. This input is enabled using
the Master Control Register EXT CLK bit (see Model 7141 Operating Man−
ual, Pentek do ument #800.71410).
Figure −8:
7141 PMC
Front Panel
Table of contents
Other Pentek Transceiver manuals
