Philips TDA8767 User manual

DATA SHEET
Preliminary specification
Supersedes data of 1997 Jun 27
File under Integrated Circuits, IC02
1999 Feb 16
INTEGRATED CIRCUITS
TDA8767
12-bit high-speed Analog-to-Digital
Converter (ADC)

1999 Feb 16 2
Philips Semiconductors Preliminary specification
12-bit high-speed Analog-to-Digital
Converter (ADC) TDA8767
FEATURES
•12-bit resolution
•Sampling rate up to 30 MHz
•−3 dB bandwidth of 18 MHz
•No missing codes guaranteed
•5 V power supplies
•Binary or two’s complement CMOS outputs
•In-range CMOS output
•TTL/CMOS compatible static digital inputs
•3 to 5 V CMOS digital outputs
•TTL compatible clock input
•Power dissipation 335 mW (typ.)
•Low analog input capacitance (typ. 2 pF), no buffer
amplifier required
•No external sample-and-hold circuit required
•Differential or single analog Input
•External amplitude range control
•Voltage controlled regulator included.
APPLICATIONS
•High-speed analog-to-digital conversion for:
– Video signal digitizing
– High Definition TV (HDTV)
– Imaging (camera, scanner)
– Medical imaging
– Telecommunication
– Base-station receiver.
GENERAL DESCRIPTION
The TDA8767 is a bipolar 12-bit Analog-to-Digital
Converter (ADC) for imaging or other applications.
It converts the analog input signal into 12-bit binary coded
digital words at a maximum sampling rate of 30 MHz.
All digital inputs and outputs are CMOS compatible.
QUICK REFERENCE DATA
SYMBOL PARAMETER CONDITIONS MIN. TYP. MAX. UNIT
VCCA analog supply voltage 4.75 5.0 5.25 V
VCCD digital supply voltage 4.75 5.0 5.25 V
VCCO output supply voltage 3.0 3.3 5.25 V
ICCA analog supply current −40 tbf mA
ICCD digital supply current −22 tbf mA
ICCO output supply current fclk = 4 MHz; fi= 400 kHz −3.2 tbf mA
ILE integral non-linearity fclk = 4 MHz; fi= 400 kHz −±3.0 ±4.0 LSB
DLE differential non-linearity fclk = 4 MHz; fi= 400 kHz;
no missing codes −±0.6 ±1 LSB
fclk(max) maximum clock frequency
TDA8767H/1 10 −−MHz
TDA8767H/2 20 −−MHz
TDA8767H/3 30 −−MHz
Ptot total power dissipation −335 −mW

1999 Feb 16 3
Philips Semiconductors Preliminary specification
12-bit high-speed Analog-to-Digital
Converter (ADC) TDA8767
ORDERING INFORMATION
BLOCK DIAGRAM
TYPE
NUMBER PACKAGE SAMPLING FREQUENCY (MHz)
NAME DESCRIPTION VERSION
TDA8767H/1 QFP44 plastic quad flat package; 44 leads
(lead length 1.3 mm); body 10 ×10 ×1.75 mm SOT307-2 10
TDA8767H/2 20
TDA8767H/3 30
Fig.1 Block diagram.
handbook, full pagewidth
MBH142
D11 MSB
data outputs
19
21
D1022
D923
D824
D725
D626
D527
D4
D3
28
29
42
43
39
VI
11
Vref
SH
VID230
D131
D0 LSB 32
VCCO
33
IR
34
20
18
CMOS
OUTPUTS
LATCHES
ANALOG-TO-DIGITAL
CONVERTER
CLOCK DRIVER
15
VCCD2
37
VCCD1
41
VCCA4
3
VCCA3
9
VCCA2
2
VCCA1
36
CLK
CMOS
OUTPUT
OGND
IN-RANGE
LATCH
OETC
AMP
sample-
and-hold
TDA8767
17
DGND2
38
DGND1
digital ground
40
AGND4
4
AGND3
10
AGND2
44
AGND1
analog ground

1999 Feb 16 4
Philips Semiconductors Preliminary specification
12-bit high-speed Analog-to-Digital
Converter (ADC) TDA8767
PINNING
SYMBOL PIN DESCRIPTION
n.c. 1 not connected
VCCA1 2 analog supply voltage 1 (+5 V)
VCCA3 3 analog supply voltage 3 (+5 V)
AGND3 4 analog ground 3
n.c. 5 not connected
n.c. 6 not connected
n.c. 7 not connected
n.c. 8 not connected
VCCA2 9 analog supply voltage 2 (+5 V)
AGND2 10 analog ground 2
Vref 11 reference voltage
n.c. 12 not connected
n.c. 13 not connected
n.c. 14 not connected
VCCD2 15 digital supply voltage 2 (+5 V)
n.c. 16 not connected
DGND2 17 digital ground 2
TC 18 output two’s complement
OE 19 output enable input
(CMOS level; active LOW)
IR 20 in-range output
D11 21 data output; bit 11 (MSB)
D10 22 data output; bit 10
D9 23 data output; bit 9
D8 24 data output; bit 8
D7 25 data output; bit 7
D6 26 data output; bit 6
D5 27 data output; bit 5
D4 28 data output; bit 4
D3 29 data output; bit 3
D2 30 data output; bit 2
D1 31 data output; bit 1
D0 32 data output; bit 0 (LSB)
VCCO 33 output supply voltage (3 to 5.25 V)
OGND 34 output ground
n.c. 35 not connected
CLK 36 clock input
VCCD1 37 digital supply voltage 1 (+5 V)
DGND1 38 digital ground 1
SH 39 sample-and-hold enable input
(CMOS level; active HIGH)
AGND4 40 analog ground 4
VCCA4 41 analog supply voltage 4 (+5 V)
VI42 complementary analog input voltage
VI43 analog input voltage
AGND1 44 analog ground 1
SYMBOL PIN DESCRIPTION

1999 Feb 16 5
Philips Semiconductors Preliminary specification
12-bit high-speed Analog-to-Digital
Converter (ADC) TDA8767
Fig.2 Pin configuration.
handbook, full pagewidth
TDA8767
MBH143
1
2
3
4
5
6
7
8
9
10
11
33
32
31
30
29
28
27
26
25
24
23
12 13 14 15 16 17 18 19 20 21 22
44 43 42 41 40 39 38 37 36 35 34
n.c.
n.c.
n.c.
n.c.
n.c.
VCCA1
VCCA3
VCCA2
Vref
AGND3
AGND2
n.c. n.c. n.c. n.c.
IR
D11 D10
DGND2
VCCD2
OE
TC
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
OGND DGND1 AGND4 AGND1 VCCD1 VCCA4 VI VI n.c.
VCCO
CLK SH

1999 Feb 16 6
Philips Semiconductors Preliminary specification
12-bit high-speed Analog-to-Digital
Converter (ADC) TDA8767
LIMITING VALUES
In accordance with the Absolute Maximum Rating System (IEC 134).
Note
1. The supply voltages VCCA, VCCD and VCCO may have any value between −0.3 V and +7.0 V provided that the supply
voltage differences ∆VCC are respected.
HANDLING
Inputs and outputs are protected against electrostatic discharges in normal handling. However, to be totally safe, it is
desirable to take normal precautions appropriate to handling integrated circuits.
THERMAL CHARACTERISTICS
SYMBOL PARAMETER CONDITIONS MIN. MAX. UNIT
VCCA analog supply voltage note 1 −0.3 +7.0 V
VCCD digital supply voltage note 1 −0.3 +7.0 V
VCCO output supply voltage note 1 −0.3 +7.0 V
∆VCC supply voltage difference
VCCA −VCCD −1.0 +1.0 V
VCCO −VCCD −1.0 +4.0 V
VCCA −VCCO −1.0 +4.0 V
VIinput voltage referenced to AGND 0.3 VCCA V
Vi(p-p) input voltage for differential clock
drive (peak-to-peak value) −VCCD V
IOoutput current −10 mA
Tstg storage temperature −55 +150 °C
Tamb operating ambient temperature 0 70 °C
Tjjunction temperature −+150 °C
SYMBOL PARAMETER VALUE (TYP.) UNIT
Rth j-a thermal resistance from junction to ambient in free air 75 K/W

1999 Feb 16 7
Philips Semiconductors Preliminary specification
12-bit high-speed Analog-to-Digital
Converter (ADC) TDA8767
CHARACTERISTICS
VCCA =V
2to V44, V9to V10, V3to V4and V41 to V40 = 4.75 to 5.25 V; VCCD =V 37 to V38 and V15 to V17 = 4.75 to 5.25 V;
VCCO =V
33 to V34 = 3.0 to 5.25 V; AGND and DGND shorted together; Tamb = 0 to +70 °C; typical values measured at
VCCA =V
CCD = 5 V and VCCO = 3.3 V; Vi(p-p) −Vi(p-p) = 2.0 V; CL= 15 pF and Tamb =25°C; unless otherwise specified.
SYMBOL PARAMETER CONDITIONS MIN. TYP. MAX. UNIT
Supply
VCCA analog supply voltage 4.75 5.0 5.25 V
VCCD digital supply voltage 4.75 5.0 5.25 V
VCCO output supply voltage 3.0 3.3 5.25 V
ICCA analog supply current −40 tbf mA
ICCD digital supply current −22 tbf mA
ICCO output supply current fclk = 20 MHz; fi= 4.43 MHz −12 tbf mA
Inputs
CLK (REFERENCED TO DGND)
VIL LOW-level input voltage 0 −0.8 V
VIH HIGH-level input voltage 2.0 −VCCD V
IIL LOW-level input current Vclk = 0.3VCCD −400 −−µA
I
IH HIGH-level input current Vclk = 0.7VCCD −−100 µA
Vclk =V
CCD −−300 µA
Ziinput impedance fclk = 30 MHz −2−kΩ
Ciinput capacitance fclk = 30 MHz −2−pF
TC; SH AND OE (REFERENCED TO DGND); see Tables 3 and 4
VIL LOW-level input voltage 0 −0.8 V
VIH HIGH-level input voltage 2.0 −VCCD V
IIL LOW-level input current VIL = 0.3VCCD −400 −−µA
I
IH HIGH-level input current VIH = 0.7VCCD −−20 µA
VIAND VI(REFERENCED TO AGND; see Tables 1 AND 2); Vref =V
CCA −2V
I
IL LOW-level input current Vi= Vi−10 −µA
I
IH HIGH-level input current Vi= Vi−10 −µA
Z
iinput impedance fi= 4.43 MHz −10 −kΩ
Ciinput capacitance fi= 4.43 MHz −2−pF
Vios(d) input offset voltage in
differential mode VI= VI; output code 2047
VCCA = 5 V tbf 2.5 tbf V
VCCA = 4.75 V tbf 2.25 tbf V
VCCA = 5.25 V tbf 2.75 tbf V
Vios(s) input offset voltage in single
mode VI=V
ios(s); output
code 2047
VCCA = 5 V tbf 2.5 tbf V
VCCA = 4.75 V tbf 2.25 tbf V
VCCA = 5.25 V tbf 2.75 tbf V

1999 Feb 16 8
Philips Semiconductors Preliminary specification
12-bit high-speed Analog-to-Digital
Converter (ADC) TDA8767
Voltage controlled regulator input Vref (referenced to VCCA)
Vref(FS) full scale fixed voltage VCCA =5V −3.175 −V
Vi(p-p) −Vi(p-p) input voltage amplitude
(peak-to-peak value) differential mode −2.0 −V
single mode; Vi= 2.5 V −2.0 −V
Iref input current at Vref −10 −µA
Outputs (referenced to DGND)
DIGITAL OUTPUTS D11 TO D0 AND IR (REFERENCED TO DGND)
VOL LOW-level output voltage IOL = 2 mA 0 −0.5 V
VOH HIGH-level output voltage IOH =−0.4 mA VCCO −0.5 −VCCD V
IOoutput current in 3-state 0.5 V < VO<V
CCO −20 −+20 µA
Switching characteristics
CLOCK FREQUENCY fclk (see Fig.3)
fclk(min) minimum clock frequency SH = HIGH −−1 MHz
SH = LOW −−1 kHz
fclk(max) maximum clock frequency
TDA8767H/1 10 −−MHz
TDA8767H/2 20 −−MHz
TDA8767H/3 30 −−MHz
tCPH clock pulse width HIGH 8.5 −−ns
tCPL clock pulse width LOW 8.5 −−ns
Analog signal processing; 50% clock duty factor; Vi−Vi= 2.0 V; Vref =V
CCA −2V;see Table 1
LINEARITY
ILE integral non-linearity fclk = 4 MHz; ramp input −±3.0 ±4.0 LSB
DLE differential non-linearity fclk = 4 MHz; ramp input;
no missing codes −±0.6 ±1 LSB
OFER offset error VCCA =V
CCD =V CCO =5V;
T
amb =25°C; Vi= Vi; output
code = 2047
tbf −tbf LSB
GER gain error amplitude; spread
from device to device VCCA =V
CCD =V CCO =5V;
T
amb =25°C; Vi−Vi=2.0 V tbf −tbf LSB
BANDWIDTH (fclk = 30 MHz); note 1
B analog bandwidth −1dB −9−MHz
−3dB −18 −MHz
tSTLH analog input settling time
LOW-to-HIGH transition full scale square wave; note 3 −tbf −ns
tSTHL analog input settling time
HICH-to-LOW transition full scale square wave; note 3 −tbf −ns
HARMONICS
THD total harmonic distortion fclk = 30 MHz; fi= 4.43 MHz;
note 2 −−64 −dB
SYMBOL PARAMETER CONDITIONS MIN. TYP. MAX. UNIT

1999 Feb 16 9
Philips Semiconductors Preliminary specification
12-bit high-speed Analog-to-Digital
Converter (ADC) TDA8767
Notes to the characteristics
1. The −3 dB (or −1 dB) analog bandwidth is determined by the 3 dB (or 1 dB) reduction in the reconstructed output,
the input being a full-scale sine wave.
2. THD (total harmonic distortion) is obtained with the addition of the first five harmonics:
F being the fundamental harmonic referenced at 0 dB for a full-scale sine wave input.
3. The analog input settling time is the minimum time required for the input signal to be stabilized after a sharp full-scale
input (square wave signal) in order to sample the signal and obtain correct output data (see Fig.5).
4. Output data acquisition: the output data is available after the maximum delay of td.
SIGNAL-TO-NOISE RATIO
S/N signal-to-noise ratio without harmonics;
fclk = 30 MHz; fi= 4.43 MHz −61 −dB
Timing (CL= 15 pF); note 4; see Fig.3
tds sampling delay time −−2ns
t
houtput hold time 8 −−ns
tdoutput delay time VCCO = 4.75 V −12 15 ns
VCCO = 3.15 V 15 18 ns
3-state output delay times; see Fig.4
tdZH enable HIGH −14 18 ns
tdZL enable LOW −16 20 ns
tdHZ disable HIGH −16 20 ns
tdLZ disable LOW −14 18 ns
SYMBOL PARAMETER CONDITIONS MIN. TYP. MAX. UNIT
THD 20log F
(2nd)2(3rd)2(4th)2(5th)2(6th)2 ++++
---------------------------------------------------------------------------------------------------------------=

1999 Feb 16 10
Philips Semiconductors Preliminary specification
12-bit high-speed Analog-to-Digital
Converter (ADC) TDA8767
Table 1 Output coding with differential inputs (typical values to AGND); VI(p-p) −VI(p-p) =2.0 V; Vref =V
CCA −2V
Table 2 Output coding with single input (typical values to AGND); VFS = 2.0 V (p-p); Vref =V
CCA −2V
Table 3 Mode selection
Note
1. Where: X = don’t care.
Table 4 Sample-and-hold selection
CODE VIVIIR BINARY OUTPUTS TWO’S COMPLEMENT
OUTPUTS
D11 to D0 D11 to D0
underflow <2.0 >3.0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0
0 2.0 3.0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 00
1−−1 0 0 0 0 0 0 0 0 0 0 01 1 0 0 0 0 0 0 0 0 0 0 1
↓−−↓ ↓ ↓
2047 2.5 2.5 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
↓−−↓ ↓ ↓
4094 −−1 1 1 1 1 1 1 1 1 1 1 1 0 0 1 1 1 1 1 1 1 1 1 1 0
4095 3.0 2.0 1 1 1 1 1 1 1 1 1 1 1 1 1 0 1 1 1 1 1 1 1 1 1 1 1
overflow >3.0 <2.0 0 1 1 1 1 1 1 1 1 1 1 1 1 0 1 1 1 1 1 1 1 1 1 1 1
CODE VIIR BINARY OUTPUTS TWO’S COMPLEMENT
OUTPUTS
D11 to D0 D11 to D0
underflow <1.5 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0
0 1.5 1 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 00
1−1 0 0 0 0 0 0 0 0 0 0 01 1 0 0 0 0 0 0 0 0 0 0 1
↓−↓ ↓ ↓
2047 2.5 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
↓−↓ ↓ ↓
4094 −1 1 1 1 1 1 1 1 1 1 1 1 0 0 1 1 1 1 1 1 1 1 1 1 0
4095 3.5 1 1 1 1 1 1 1 1 1 1 1 1 1 0 1 1 1 1 1 1 1 1 1 1 1
overflow >3.5 0 1 1 1 1 1 1 1 1 1 1 1 1 0 1 1 1 1 1 1 1 1 1 1 1
TC OE D0 to D11 and IR
0 0 binary; active
1 0 two’s complement; active
X(1) 1 high impedance
SH SAMPLE-AND-HOLD
1 active
0 inactive; tracking mode

1999 Feb 16 11
Philips Semiconductors Preliminary specification
12-bit high-speed Analog-to-Digital
Converter (ADC) TDA8767
Fig.3 Timing diagram.
handbook, full pagewidth
ds
t
sample N + 1
sample N
CLK
MBG855
sample N + 2
V
l
DATA
D0 to D11
td
th
CPH
tCPL
t
HIGH
LOW
50 %
HIGH
LOW
50 %
DATA
N + 1
DATA
N
DATA
N - 1
DATA
N - 2
Fig.4 Timing diagram and test conditions of 3-state output delay time.
fOE = 100 kHz.
handbook, full pagewidth
MBH144
50 %
50 %
HIGH
LOW
dZH
t
dHZ
t
50 %
HIGH
LOW
dZL
t
dLZ
t
10 %
90 %
output
data
VCCD
0V
output
data
3.3 kΩ
15 pF
S1
VCCD
TDA8767
OE
OE
TEST
dLZ
t
dZL
t
dHZ
t
dZH
S1
CCD
V
CCD
V
DGND
DGND
t

1999 Feb 16 12
Philips Semiconductors Preliminary specification
12-bit high-speed Analog-to-Digital
Converter (ADC) TDA8767
Fig.5 Analog input settling time diagram.
handbook, full pagewidth
MBD875
50 %
STLH
t
5 ns
code 0
code 1023
I
50 %
2 ns
50 %
5 ns
STHL
t
50 %
2 ns
CLK
V

1999 Feb 16 13
Philips Semiconductors Preliminary specification
12-bit high-speed Analog-to-Digital
Converter (ADC) TDA8767
APPLICATION INFORMATION
Fig.6 Application diagram (differential input mode).
The analog, digital and output supplies should be separated and decoupled.
(1) At power-up a high level clock must be provided within less than 1 µs or a pull-up resistor must be connected between CLK and VCCD.
(2) R1, and R2 must be determined in order to obtain a middle voltage of 2.5 V; see Table 1. To ensure a sufficient analog input stability, the minimum
current into these resistors must be about 1 mA.
(3) Vref must be decoupled to VCCA.
h
andbook, full pagewidth
MBH145
1
2
3
4
5
6
7
8
9
10
1112
n.c. n.c.n.c. n.c.
13 14 15 16 17 18 19 20 21 22
IR D11
(MSB)
D10
TDA8767H
44 43 42 41 40 39 38 37 36 35 34 33
32
31
30
29
28
26
25
24
23
27
D2
D1
D0 (LSB)
5 V
D3
D4
D5
D6
D7
D8
D9
100 nF
5 V
100 nF
100 nF
100 nF
5 V
100 nF
Vref
(3)
5 V
n.c.
n.c.
n.c.
n.c.
n.c.
n.c.
100 nF 100 nF
5 V5 V SH
mode
VI
VICLK(1)
(2)
100 Ω100 Ω
R1
VCCA
R2
4.7 µF10
nF
220 nF 1 : 1
output format select (TC)
chip select input (OE)
IN

1999 Feb 16 14
Philips Semiconductors Preliminary specification
12-bit high-speed Analog-to-Digital
Converter (ADC) TDA8767
Fig.7 Application diagram (single input mode).
The analog, digital and output supplies should be separated and decoupled.
(1) At power-up a high level clock must be provided within less than 1 µs or a pull-up resistor must be connected between CLK and VCCD.
(2) R1, and R2 must be determined in order to obtain a voltage of 2.5 V on VIand VI; see Table 1. To ensure a sufficient analog input stability, the
minimum current into these resistors must be about 1 mA.
(3) Vref must be decoupled to VCCA.
h
andbook, full pagewidth
MBH146
1
2
3
4
5
6
7
8
9
10
1112
n.c. n.c.n.c. n.c.
13 14 15 16 17 18 19 20 21 22
IR D11
(MSB)
D10
TDA8767H
44 43 42 41 40 39 38 37 36 35 34 33
32
31
30
29
28
26
25
24
23
27
D2
D1
D0 (LSB)
5 V
D3
D4
D5
D6
D7
D8
D9
100 nF
CLK(1)
5 V
100 nF
100 nF
100 nF
5 V
Vref
5 V
n.c.
n.c.
n.c.
n.c.
n.c.
100 nF 100 nF
5 V5 V SH
mode
VI
VI
n.c.
output format select TC
chip select input OE
100 nF (3)
(2)
50 Ω50 Ω
50 Ω
R2
R1
VCCA 4.7
µF10
nF
220 nF
IN

1999 Feb 16 15
Philips Semiconductors Preliminary specification
12-bit high-speed Analog-to-Digital
Converter (ADC) TDA8767
PACKAGE OUTLINE
UNIT A1A2A3bpcE
(1) eH
E
LL
pZywv θ
REFERENCES
OUTLINE
VERSION EUROPEAN PROJECTION ISSUE DATE
IEC JEDEC EIAJ
mm 0.25
0.05 1.85 1.65 0.25 0.40 0.20 0.25 0.14 10.1 9.9 0.8 1.3
12.9
12.3 1.2 0.8 10
0
o
o
0.15 0.10.15
DIMENSIONS (mm are the original dimensions)
Note
1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.
0.95
0.55
SOT307-2 95-02-04
97-08-01
D(1) (1)(1)
10.1
9.9
HD
12.9
12.3
E
Z
1.2
0.8
D
e
E
B
11
c
E
H
D
ZD
A
ZE
e
vMA
X
1
44
34 33 23 22
12
y
θ
A1
A
Lp
detail X
L
(A )
3
A2
pin 1 index
D
HvMB
bp
bp
wM
wM
0 2.5 5 mm
scale
QFP44: plastic quad flat package; 44 leads (lead length 1.3 mm); body 10 x 10 x 1.75 mm SOT307-2
A
max.
2.10

1999 Feb 16 16
Philips Semiconductors Preliminary specification
12-bit high-speed Analog-to-Digital
Converter (ADC) TDA8767
SOLDERING
Introduction to soldering surface mount packages
Thistextgivesaverybriefinsight toa complextechnology.
A more in-depth account of soldering ICs can be found in
our
“Data Handbook IC26; Integrated Circuit Packages”
(document order number 9398 652 90011).
There is no soldering method that is ideal for all surface
mount IC packages. Wave soldering is not always suitable
for surface mount ICs, or for printed-circuit boards with
high population densities. In these situations reflow
soldering is often used.
Reflow soldering
Reflow soldering requires solder paste (a suspension of
fine solder particles, flux and binding agent) to be applied
totheprinted-circuit boardbyscreen printing,stencillingor
pressure-syringe dispensing before package placement.
Several methods exist for reflowing; for example,
infrared/convection heating in a conveyor type oven.
Throughput times (preheating, soldering and cooling) vary
between 100 and 200 seconds depending on heating
method.
Typical reflow peak temperatures range from
215 to 250 °C. The top-surface temperature of the
packages should preferable be kept below 230 °C.
Wave soldering
Conventional single wave soldering is not recommended
forsurfacemountdevices(SMDs)orprinted-circuitboards
with a high component density, as solder bridging and
non-wetting can present major problems.
To overcome these problems the double-wave soldering
method was specifically developed.
If wave soldering is used the following conditions must be
observed for optimal results:
•Use a double-wave soldering method comprising a
turbulent wave with high upward pressure followed by a
smooth laminar wave.
•For packages with leads on two sides and a pitch (e):
– larger than or equal to 1.27 mm, the footprint
longitudinal axis is preferred to be parallel to the
transport direction of the printed-circuit board;
– smaller than 1.27 mm, the footprint longitudinal axis
must be parallel to the transport direction of the
printed-circuit board.
The footprint must incorporate solder thieves at the
downstream end.
•Forpackages with leads on four sides, the footprint must
be placed at a 45°angle to the transport direction of the
printed-circuit board. The footprint must incorporate
solder thieves downstream and at the side corners.
During placement and before soldering, the package must
be fixed with a droplet of adhesive. The adhesive can be
applied by screen printing, pin transfer or syringe
dispensing. The package can be soldered after the
adhesive is cured.
Typical dwell time is 4 seconds at 250 °C.
A mildly-activated flux will eliminate the need for removal
of corrosive residues in most applications.
Manual soldering
Fix the component by first soldering two
diagonally-opposite end leads. Use a low voltage (24 V or
less) soldering iron applied to the flat part of the lead.
Contact time must be limited to 10 seconds at up to
300 °C.
When using a dedicated tool, all other leads can be
soldered in one operation within 2 to 5 seconds between
270 and 320 °C.

1999 Feb 16 17
Philips Semiconductors Preliminary specification
12-bit high-speed Analog-to-Digital
Converter (ADC) TDA8767
Suitability of surface mount IC packages for wave and reflow soldering methods
Notes
1. All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum
temperature (with respect to time) and body size of the package, there is a risk that internal or external package
cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the
Drypack information in the
“Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods” .
2. These packages are not suitable for wave soldering as a solder joint between the printed-circuit board and heatsink
(at bottom version) can not be achieved, and as solder may stick to the heatsink (on top version).
3. If wave soldering is considered, then the package must be placed at a 45°angle to the solder wave direction.
The package footprint must incorporate solder thieves downstream and at the side corners.
4. Wave soldering is only suitable for LQFP, TQFP and QFP packages with a pitch (e) equal to or larger than 0.8 mm;
it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
5. Wave soldering is only suitable for SSOP and TSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is
definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.
DEFINITIONS
LIFE SUPPORT APPLICATIONS
These products are not designed for use in life support appliances, devices, or systems where malfunction of these
products can reasonably be expected to result in personal injury. Philips customers using or selling these products for
use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such
improper use or sale.
PACKAGE SOLDERING METHOD
WAVE REFLOW(1)
BGA, SQFP not suitable suitable
HLQFP, HSQFP, HSOP, HTSSOP, SMS not suitable(2) suitable
PLCC(3), SO, SOJ suitable suitable
LQFP, QFP, TQFP not recommended(3)(4) suitable
SSOP, TSSOP, VSO not recommended(5) suitable
Data sheet status
Objective specification This data sheet contains target or goal specifications for product development.
Preliminary specification This data sheet contains preliminary data; supplementary data may be published later.
Product specification This data sheet contains final product specifications.
Limiting values
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or
more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation
of the device at these or at any other conditions above those given in the Characteristics sections of the specification
is not implied. Exposure to limiting values for extended periods may affect device reliability.
Application information
Where application information is given, it is advisory and does not form part of the specification.

1999 Feb 16 18
Philips Semiconductors Preliminary specification
12-bit high-speed Analog-to-Digital
Converter (ADC) TDA8767
NOTES

1999 Feb 16 19
Philips Semiconductors Preliminary specification
12-bit high-speed Analog-to-Digital
Converter (ADC) TDA8767
NOTES

Internet: http://www.semiconductors.philips.com
Philips Semiconductors – a worldwide company
© Philips Electronics N.V. 1999 SCA62
All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.
The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed
without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license
under patent- or other industrial or intellectual property rights.
Middle East: see Italy
Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB,
Tel. [phone], Fax. [phone]
New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND,
Tel. [phone], Fax. [phone]
Norway: Box 1, Manglerud 0612, OSLO,
Tel. [phone], Fax. [phone]
Pakistan: see Singapore
Philippines: Philips Semiconductors Philippines Inc.,
106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI,
Metro MANILA, Tel. [phone], Fax. [phone]
Poland: Ul. Lukiska 10, PL 04-123 WARSZAWA,
Tel. [phone], Fax. [phone]
Portugal: see Spain
Romania: see Italy
Russia: Philips Russia, Ul. Usatcheva 35A, 119048 MOSCOW,
Tel. [phone], Fax. [phone]
Singapore: Lorong 1, Toa Payoh, SINGAPORE 319762,
Tel. [phone], Fax. [phone]
Slovakia: see Austria
Slovenia: see Italy
South Africa: S.A. PHILIPS Pty Ltd., 195-215 Main Road Martindale,
2092 JOHANNESBURG, P.O. Box 7430 Johannesburg 2000,
Tel. [phone], Fax. [phone]
South America: Al. Vicente Pinzon, 173, 6th floor,
04547-130 SÃO PAULO, SP, Brazil,
Tel. [phone], Fax. [phone]
Spain: Balmes 22, 08007 BARCELONA,
Tel. [phone], Fax. [phone]
Sweden: Kottbygatan 7, Akalla, S-16485 STOCKHOLM,
Tel. [phone], Fax. [phone]
Switzerland: Allmendstrasse 140, CH-8027 ZÜRICH,
Tel. [phone] Fax. [phone]
Taiwan: Philips Semiconductors, 6F, No. 96, Chien Kuo N. Rd., Sec. 1,
TAIPEI, Taiwan Tel. [phone], Fax. [phone]
Thailand: PHILIPS ELECTRONICS (THAILAND) Ltd.,
209/2 Sanpavuth-Bangna Road Prakanong, BANGKOK 10260,
Tel. [phone], Fax. [phone]
Turkey: Talatpasa Cad. No. 5, 80640 GÜLTEPE/ISTANBUL,
Tel. [phone], Fax. [phone]
Ukraine: PHILIPS UKRAINE, 4 Patrice Lumumba str., Building B, Floor 7,
252042 KIEV, Tel. [phone], Fax. [phone]
United Kingdom: Philips Semiconductors Ltd., 276 Bath Road, Hayes,
MIDDLESEX UB3 5BX, Tel. [phone], Fax. [phone]
United States: 811 East Arques Avenue, SUNNYVALE, CA 94088-3409,
Tel. [phone], Fax. [phone]
Uruguay: see South America
Vietnam: see Singapore
Yugoslavia: PHILIPS, Trg N. Pasica 5/v, 11000 BEOGRAD,
Tel. [phone], Fax.[phone]
For all other countries apply to: Philips Semiconductors,
International Marketing & Sales Communications, Building BE-p, P.O. Box 218,
5600 MD EINDHOVEN, The Netherlands, Fax. [phone]
Argentina: see South America
Australia: 34 Waterloo Road, NORTH RYDE, NSW 2113,
Tel. [phone], Fax. [phone]
Austria: Computerstr. 6, A-1101 WIEN, P.O. Box 213,
Tel. [phone], Fax. [phone]
Belarus: Hotel Minsk Business Center, Bld. 3, r. 1211, Volodarski Str. 6,
220050 MINSK, Tel. [phone], Fax. [phone]
Belgium: see The Netherlands
Brazil: see South America
Bulgaria: Philips Bulgaria Ltd., Energoproject, 15th floor,
51 James Bourchier Blvd., 1407 SOFIA,
Tel. [phone], Fax. [phone]
Canada: PHILIPS SEMICONDUCTORS/COMPONENTS,
Tel. [phone], Fax. [phone]
China/Hong Kong: 501 Hong Kong Industrial Technology Centre,
72 Tat Chee Avenue, Kowloon Tong, HONG KONG,
Tel. [phone], Fax. [phone]
Colombia: see South America
Czech Republic: see Austria
Denmark: Sydhavnsgade 23, 1780 COPENHAGEN V,
Tel. [phone], Fax. [phone]
Finland: Sinikalliontie 3, FIN-02630 ESPOO,
Tel. [phone], Fax. [phone]
France: 51 Rue Carnot, BP317, 92156 SURESNES Cedex,
Tel. [phone], Fax. [phone]
Germany: Hammerbrookstraße 69, D-20097 HAMBURG,
Tel. [phone], Fax. [phone]
Greece: No. 15, 25th March Street, GR 17778 TAVROS/ATHENS,
Tel. [phone], Fax. [phone]
Hungary: see Austria
India: Philips INDIA Ltd, Band Box Building, 2nd floor,
254-D, Dr. Annie Besant Road, Worli, MUMBAI 400 025,
Tel. [phone], Fax. [phone]
Indonesia: PTPhilipsDevelopment Corporation,SemiconductorsDivision,
Gedung Philips, Jl. Buncit Raya Kav.99-100, JAKARTA 12510,
Tel. [phone] ext. 2501, Fax. [phone]
Ireland: Newstead, Clonskeagh, DUBLIN 14,
Tel. [phone], Fax. [phone]
Israel: RAPAC Electronics, 7 Kehilat Saloniki St, PO Box 18053,
TEL AVIV 61180, Tel. [phone], Fax. [phone]
Italy: PHILIPS SEMICONDUCTORS, Piazza IV Novembre 3,
20124 MILANO, Tel. [phone], Fax. [phone]
Japan: Philips Bldg 13-37, Kohnan 2-chome, Minato-ku,
TOKYO 108-8507, Tel. [phone], Fax. [phone]
Korea: Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL,
Tel. [phone], Fax. [phone]
Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR,
Tel. [phone], Fax. [phone]
Mexico: 5900 Gateway East, Suite 200, EL PASO, TEXAS 79905,
Tel. [phone], Fax [phone]
Printed in The Netherlands 545004/750/03/pp20 Date of release: 1999 Feb 16 Document order number: 9397 750 04713