Texas Instruments CDCE906 User manual

CDCE906/CDCE706 PerformanceEvaluation Module
User's Guide
August 2007 High Performance Analog/CDC
SCAU016B

2 SCAU016B – August 2006 – Revised August 2007Submit Documentation Feedback

Contents
1 Introduction ................................................................................................................ 52 Quick Start ................................................................................................................. 83 EVM Hardware ............................................................................................................ 93.1 Board View and Connector Location .......................................................................... 93.2 Hardware Configuration ......................................................................................... 94 TI Pro-Clock™ ........................................................................................................... 114.1 CDCE906-706 SMBus Interface .............................................................................. 114.2 CDCE906-706 Programming Assistant ...................................................................... 124.3 Tutorial ........................................................................................................... 144.4 Software Installation ............................................................................................ 155 FAQ ......................................................................................................................... 166 Parts List .................................................................................................................. 167 Board Layout and Schematic ...................................................................................... 18
Important Notices ............................................................................................................... 25
SCAU016B – August 2006 – Revised August 2007 Table of Contents 3Submit Documentation Feedback

List of Figures
1 CDCE906/CDCE706 Functional Block Diagram ......................................................................... 62 CDCE906/CDCE706 Default Setup ....................................................................................... 83 Board View ................................................................................................................... 94 CDCE906-706 SMBus Interface ......................................................................................... 115 Programming Assistant .................................................................................................... 136 Top Silkscreen .............................................................................................................. 187 Top Side ..................................................................................................................... 198 Ground ....................................................................................................................... 209 Power ........................................................................................................................ 2110 Bottom Silkscreen .......................................................................................................... 2211 Schematic - Page 1 ........................................................................................................ 2312 Schematic - Page 2 ........................................................................................................ 24
List of Tables
1 Parts List .................................................................................................................... 16
4List of Figures SCAU016B – August 2006 – Revised August 2007Submit Documentation Feedback

1 Introduction
User's GuideSCAU016B – August 2006 – Revised August 2007
CDCE906/CDCE706 Performance Evaluation Module
This user's guide explains how to use the CDCE906/CDCE706 performance evaluation module andprovides guidelines to build a customer's own systems. The device is soldered on the board to supportperformance measurements. The device is preprogrammed (Default Setting), but can be reprogrammedvia the parallel port to meet the customer application. There is another EVM with socket available for thepurpose of sample programming. The list below shows the four devices, which can be evaluated with theCDCE906/CDCE706 Performance Evaluation Module
- CDCE706 (EEPROM, f
max
= 300 MHz, industrial temperature range)
- CDCE906 (EEPROM, f
max
= 167 MHz, commercial temperature range)
- CDC706 (ROM, f
max
= 300 MHz, industrial temperature range)
- CDC906 (ROM, f
max
= 167 MHz, commercial temperature range)
The performance of the CDCE906 and the CDCE706 is equal, but the CDCE906 has a limited outputfrequency and temperature range for operating. Because of this, the CDCE706 is used on this board forevaluation purposes. This EVM can also be used to evaluate the generic ROM versionsCDC906/CDC706, because the functionality and performance is equal to the EEPROM versionCDCE906/CDCE706, except the EEPROM functionality.
If you need assistance with this device, email: [email protected]
The CDCE906/CDCE706 is one of the smallest and powerful PLL synthesizer / multiplier / divideravailable today. Despite its small physical outlines, the CDCE906/CDCE706 is the most flexible. It has thecapability to produce an almost independent output frequency from a given input frequency.
The input frequency can be derived from a LVCMOS, a differential input clock, or a single crystal. Theappropriate input waveform can be selected via the SMBus data interface controller.
To achieve an independent output frequency the reference divider M and the feedback divider N for eachPLL can be set to values from 1 up to 511 for the M-Divider and from 1 up to 4095 for the N-Divider. ThePLL-VCO (voltage controlled oscillator) frequency than is routed to the free programmable outputswitching matrix to any of the six outputs. The switching matrix includes an additional 7-bit post-divider(1-to-127) and an inverting logic for each output.
The deep M/N divider ratio allows the generation of zero ppm clocks from e.g., a 27-MHz reference inputfrequency.
The CDCE906/CDCE706 includes three PLLs of those one supports SSC (spread-spectrum clocking).PLL1, PLL2, and PLL3 are designed for frequencies up to 300 MHz and optimized for zero-ppmapplications with wide divider factors.
PLL2 also supports center-spread and down-spread spectrum clocking (SSC). This is a proven method toeffectively reduce the energy for the selected frequency range. The electro-magnetic interference (EMI)will be significantly reduced. Also, the slew-rate controllable (SRC) output edges minimize EMI noise.
Based on the PLL frequency and the divider settings, the internal loop filter components will beautomatically adjusted to achieve high stability and optimized jitter transfer characteristic of the PLL.
SCAU016B – August 2006 – Revised August 2007 CDCE906/CDCE706 Performance Evaluation Module 5Submit Documentation Feedback

www.ti.com
CLK_IN0
CLK_IN1
Factory Prg.
PLL1
MUX
MUX
prg. 9 Bit
Divider M
prg. 9 Bit
Divider M
MUX
prg. 9 Bit
Divider M
PLL3
PFD
Filter
VCO
PLL2
w/ SSC
PFD
Filter
VCO
SSC
prg. 12 Bit
Divider N
prg. 12 Bit
Divider N
prg. 12 Bit
Divider N
SO/AO/CLK_SEL
S1/A1
SCLOCK
Output Switch Matrix
PLL Bypass
Y4
LV
CMOS
LV
CMOS
Y3
Y2
LV
CMOS
LV
CMOS
Y1
Y0
LV
CMOS
LV
CMOS
EEPROM
LOGIC
Y5
PFD
Filter
VCO
SDATA
XO
or
2 LVCMOS
or
Differential
Input
VCC GND VCCOUT1
GND VCCOUT2
Crystal or
Clock Input
14 pF
14 pF
5x 6 Programmable Switch A
6 x Programmable 7-Bit Divider P0, P1, P2, P3, P4, P5, and Inversion Logic
6 x 6 Programmable Switch B
Introduction
The device supports non-volatile EEPROM programming for easy customized applications. It ispre-programmed with a factory default configuration (see Figure 2 ) and can be re-programmed to adifferent application configuration before it goes onto the PCB or re-programmed by in-systemprogramming. A different register setting is programmed via the serial SMBus interface.
Two free programmable inputs, S0 and S1, can be used to control for each application the mostdemanding logic control settings (outputs disable to low, outputs 3-state, power down, PLL bypass, etc).
The CDCE906/CDCE706 has three power supply pins, VCC, VCCOUT1, and VCCOUT2. VCC is thepower supply for the device. It operates from a single 3.3-V supply voltage. VCCOUT1 and VCCOUT2 arethe power supply pins for the outputs. VCCOUT1 supplies the outputs Y0 and Y1 and VCCOUT2 suppliesthe outputs Y2, Y3, Y4, and Y5. Both outputs supplies can be 2.3 V to 3.6 V. The output works even at1.7V VCCOUT. However, some limitations apply at VCCOUT below 2.3V.
The CDCE906/CDCE706 is characterized for operation from 0 °C to 70 °C/–40 °C to 85 °C.
Figure 1. CDCE906/CDCE706 Functional Block Diagram
CDCE906/CDCE706 Performance Evaluation Module6 SCAU016B – August 2006 – Revised August 2007Submit Documentation Feedback

www.ti.com
Introduction
Related Documentation From Texas Instruments•CDCE906, Programmable 3-PLL Clock Synthesizer/Multiplier/Divider data sheet (SCAS814 )
•CDCE706, Programmable 3-PLL Clock Synthesizer/Multiplier/Divider data sheet (SCAS815 )
SCAU016B – August 2006 – Revised August 2007 CDCE906/CDCE706 Performance Evaluation Module 7Submit Documentation Feedback

www.ti.com
2 Quick Start
SO/AO/CLK_SEL
S1/A1
SCLOCK
Output Switch Matrix
27 MHz
SDATA
f = 216 MHz
VCO1
f = 250 MHz
VCO2
f = 225.792 MHz
VCO3
CLK_IN0
CLK_IN1
27-MHz
Crystal
14 pF
14 pF
Y5
Y4
Y3
Y2
Y1
Y0
27 MHz
27 MHz
27 MHz
27 MHz
27 MHz
P2-Div
8
P3-Div
9
P4-Div
32
P5-Div
4
LV
CMOS
LV
CMOS
LV
CMOS
LV
CMOS
LV
CMOS
LV
CMOS
Divider M
27
Divider M
375
Divider N
250
Divider N
3136
SSC-OFF
PLL1
PLL3
PLL2
w/ SSC
XO
or
2 LVCMOS
or
Differential
Input
EEPROM
LOGIC
SMBUS
LOGIC
PFD
Filter
VCO
PFD
Filter
VCO
PFD
Filter
VCO
Divider M
1
Divider N
8
MUX
P0-Div
10
P1-Div
20
MUX
MUX
Quick Start
The device is already preprogrammed and provides a 27MHz clock at every output. A 27MHz crystal isused as reference.
To start the measurements the following actions are required:•Connect 3.3 V to P1, P2, P3, and GND to P4.•Connect one of the six outputs (Y0–Y5) to an oscilloscope.•Connect the oscilloscope to the output that will be measured.
In the Default Setup, the clock input pins CLK_IN0 and CLK_IN1 are connected to a 27-MHz crystal. AllPLLs and all outputs are active and in non-inverting mode. S0, S1, and SSC comply according the defaultsetting described in byte 10 and byte 25 (see the data sheet) respectively.
See Figure 2 to view the CDCE906/CDCE706 default setup.
Figure 2. CDCE906/CDCE706 Default Setup
CDCE906/CDCE706 Performance Evaluation Module8 SCAU016B – August 2006 – Revised August 2007Submit Documentation Feedback

www.ti.com
3 EVM Hardware
3.1 Board View and Connector Location
GND (P4)
VCC (P3)
VCC Y0-Y1 (P2)
VCC Y2-Y5 (P1)
Parallel Port
(J18)
CDCE706
SMA connector for Y0 – Y5
connector for single/differential ended input clock
(J3, J6)
27 MHz Crystal
TSX-3225 (Y1)
S1 S0
SN74LV125
J17
3.2 Hardware Configuration
3.2.1 Power Supply (P1, P2, P3, P4)
3.2.2 Onboard Jumper (J12 and J10)
EVM Hardware
Figure 3. Board View
This section describes the board configuration using on-board jumpers and solder-bridges as well as theSMBUS interface.
Use a stabilized external power supply for the EVM board.•Supply 3.3 V ±0.3 V on P3 for chip operation.•Supply 2.3 V – 3.6 V on P2 to supply the outputs Y0 and Y1.•Supply 2.3 V – 3.6 V on P1 to supply the outputs Y2–Y5.•Connect GND to P4.
WARNINGNever supply more than 3.6 V on P1, P2, or P3.
Use Jumper J10 to set the user programmable control input S0 to low or high.
Use Jumper J12 to set the user programmable control input S1 to low or high.
Default setting: J12 and J10 are not used.
Note: S0 and S1 are logic high due to their internal pull-up resistors if J10 and J12 are not used.
SCAU016B – August 2006 – Revised August 2007 CDCE906/CDCE706 Performance Evaluation Module 9Submit Documentation Feedback

www.ti.com
3.2.3 Programming Interfaces (J18, J17)
3.2.4 Flexible Crystal, Differential or LVCMOS Input (J3, J6)
3.2.5 LVCMOS Outputs (Y0 –Y5)
EVM Hardware
To enhance the flexibility and function of the clock synthesizer, a two-signal serial interface is provided. Itfollows the SMBus specification Version 2.0, which is based upon the principals of operation of I
2
C. Moredetails of the SMBus specification can be found at http://www.smbus.org .
Through the SMBus, various device functions, such as individual clock output buffers, can be individuallyenabled or disabled. The registers associated with the SMBus data interface initialize to their defaultsetting, written in the EEPROM, upon power-up and therefore using this interface is optional. Clock deviceregister changes are normally made upon system initialization, if any are required. There are two ways toprogram the device externally.•Connect the parallel port cable to PC and EVM parallel port. This needs the TI Pro Clock™ Software(see section 4).•By external pattern generator connected to J17 (it is not possible to detect an acknowledge at J17)
Note: The shield of the parallel cable should be connected to both cable plugs.
The CDCE906/CDCE706 can use a crystal, a differential clock, or a single-ended clock as reference. Thedefault setting is a 27MHz crystal.
For a differential or a single-ended clock R2, R4, R5, and R6 must be assembled with 100 Ω, pin 2 and 3of J4 and pin 1 and pin 2 of J5 must be shorted. This will assure correct biasing and results in a 50 Ωparallel termination at the CDCE906/CDCE706 input. The assembly of R3 and R7 is not necessary. Asingle-ended clock can then be applied to J3 or J6. A differential-ended clock must be applied to J3 andJ6.
Default settings: 27-MHz Crystal
The CDCE906/CDCE706 drives up to six LVCMOS outputs. All outputs are ac-coupled and have a 0- Ωseries termination resistor. The device output’s trace impedance is 50 Ωand all traces are matched inlength. The output has additional resistor and capacitor footprints to provide high flexibility for differentuser defined terminations. All traces have option for pull-up, pull-down resistors and on board dc-biasing.
There is no additional load on the EVM Default Setting. This provides the maximum possible swing to ascope, a spectrum analyzer, or another EVM with high impedance input, that is connected to theCDCE906/E706 performance EVM. However, the output load is too low if Y0–Y5 is connected directly to a50 Ωparallel termination. This results in a violation of the ac-parameters mentioned in the data sheet.
To maintain the ac-parameters by connecting 50 Ωto Y0–Y5 a voltage divider is needed to provide asufficient output load for the LVCMOS outputs. The following steps are necessary to create the voltagedivider:
•Replace R10, R15, R25, R30, R40, and R43 with 0 Ω.•Assemble R8, R12, R23, R26, R38, and R42 with 1 k Ω.•Assemble C7, C8, C9, C10, C11, and C12 with 950 Ω.•Assemble R17, R19, R34, R35, R46, and R47 with 10 pF.
The output voltage of Y0-Y5 will be divided by 20 in this configuration. The overall ac load to GND will be500 Ω//10 pF if the input impedance of the measurement equipment is 50 Ω.
Alternative R10, R15, R25, R30, R40, and R43 can be replaced with 450 Ωto provide 500 Ωto GND. Theoutput voltage of Y0–Y5 will be divided by 10, if the input impedance of the measurement equipment is 50Ω.
CDCE906/CDCE706 Performance Evaluation Module10 SCAU016B – August 2006 – Revised August 2007Submit Documentation Feedback

www.ti.com
4 TI Pro-Clock™
4.1 CDCE906-706 SMBus Interface
4.1.1 Quick Start Instructions
TI Pro-Clock™
TI Pro-Clock™ is the evaluation software for the CDCE906 and the CDCE706. The software contains theCDCE906-706 SMBus Interface and the CDCE906-706 Programming Assistant. In the future, the softwarewill be expanded for new devices. The software runs under Windows 2000, XP, and XP*64. A quickinstallation is required prior to use. See Section 4.4 Software Installation.
The CDCE906-706 SMBus Interface allows the user direct access to all programmable features of theCDCE906/CDCE706 via the parallel port of the PC.
The CDCE906-706 Programming Assistant helps the user to find a proper device setup by choosing theinput and output settings.
The SMBus Interface is an easy-to-use programming environment and supports many features. It providesdirect access to the register and the EEPROM of the CDCE906/CDCE706 and therefore makes evaluationeasy.
Figure 4. CDCE906-706 SMBus Interface
The following steps are necessary for device programming after TI Pro-Clock™ has been installed on yourPC:
1. Power up the CDCE706/CDCE906EVM.
2. Connect the EVM and the PC with a parallel cable.3. Start the TI Pro-Clock™ software.4. Click the button CDCE906/CDCE706.
5. Make a user-defined setup.6. Click the write register button.
SCAU016B – August 2006 – Revised August 2007 CDCE906/CDCE706 Performance Evaluation Module 11Submit Documentation Feedback

www.ti.com
4.1.2 Main Screen
4.1.3 Save/Load Setup
4.2 CDCE906-706 Programming Assistant
TI Pro-Clock™
The main screen of the CDCE906/CDCE706 SMBUS interface as shown in Figure 4 allows directcontrol to all programmable features of the CDCE906/CDCE706. All programmable PLL parameters,like divider settings, SSC settings as well as all input and output settings, can be controlled. Clickingthe write register button transfers the setup to the CDCE906/CDCE706EVM. The parameter byteselects if the whole setup (all bytes) or only the selected byte will be updated in theCDCE906/CDCE706 control register.By selecting auto write in the upper right corner, the CDCE906/CDCE706 SMBus control register getsan update after each change in the setup of the CDCE906-706 SMBus Interface. If graph ser data isselected, the bit pattern of SCLK and SDATA is shown on a screen.Click read register to load the current control register setup of the CDCE906/CDCE706 into the SMBusInterface. The write EEPROM button updates the CDCE906/706 control register and writes theupdated control register contents into the EEPROM.After the SSC settings were changed, PLL 2 must get a reset by setting the PLL into bypass mode fora short time. This is done automatically by the SMBus interface. Due to this, there will be multiple writecycles on the SMBUS after pressing the write register or write EEPROM button.A yellow write LED indicates an active writing cycle. If the LEDs write error or read error are switchingfrom green to red, a write/read error occurred. Check the EVM and the parallel cable and try again.
ABit Viewer is available in the menu bar. This feature shows the current setup of the SMBus Interfacebit per bit. This allows an easy evaluation of the register setting that is currently set in the SMBusinterface.
It is possible to lock the EEPROM permanently. This avoids undesirable reprogramming of theEEPROM. Clicking EEPROM →EEPROM lock in the menu bar permanently locks the EEPROM. Afterlocking the EEPROM, it cannot be unlocked.After pressing the Verify Register button (also located in the menu bar), the current SMBus Interfacesetting is compared bit-wise with the CDCE906/CDCE706 control register that is connected to the PC.All bits of the control register that are different to the SMBus Interface setting are shown in a table. Thebits, which show either 0 or 1, represent the control register setting of the CDCE906/CDCE706.Click Programming Assistant in the menu bar to switch to the CDCE906-706 Programming Assistant,which helps to create a setup for the CDCE906/CDCE706 by choosing the input and output settings.
Saving and loading the setup of the CDCE906-706 SMBus Interface can be done in four different ways.Click File, and select one of the following options to save or load the current setup.1. Save Setup/Load Setup - Saves/loads the setup as/from an encrypted file.2. Export *.txt/Import *.txt - Exports/imports the setup as/from a text file. Use this format if you want toview the setup with a text editor later.3. Export *.csv/I mport *.csv - Exports/imports the setup as/from a comma-delimited file. Use this format ifyou want to view the setup with Microsoft™ Excel later4. Export Intel Hex *.hex/Import Intel Hex *.hex - Exports/imports the setup as/from Hexadecimal ObjectFile Format. Usually programmers can directly read-in this file format.5. Configuration Code Release Sheet - Use this option if you want to order factory-programmedEEPROM specials of the CDCE906/CDCE706. Contact your regional marketing or salesrepresentative for further information.
The CDCE906-706 Programming Assistant is a useful feature, which creates a setup for the CDCE906 orthe CDCE706. The setup can be transferred to the serial interface software, by selecting Accept Setup.Final setup adjustment and CDCE906/CDCE706 programming is done with the CDCE906-706 SMBusInterface.
12 CDCE906/CDCE706 Performance Evaluation Module SCAU016B – August 2006 – Revised August 2007Submit Documentation Feedback

www.ti.com
TI Pro-Clock™
Figure 5. Programming Assistant
The Programming Assistant starts with its own default setup. The default setup of the ProgrammingAssistant is different to the default setup of the CDCE906/CDCE706. This is why, the ProgrammingAssistant has a simple startup setup, which makes it easy to create a new user-defined setup. From thisdefault setup, different parameters can be edited to create a user setup. All dividers, the VCO frequency,the SSC modulation frequency, the switch A/B settings, as well as the actual output frequency, and theactual error of all outputs, are calculated by defining the following parameters:
signal source Choose among crystal oscillator, LVMOS, and differential clock sourcefin Choose from 1 MHz to 167/200 MHz for CDCE906/CDCE706 LVCMOS/differentialinput and from 8 MHz to 54 MHz for crystal oscillatorCDCE906/ Choose if a CDCE706 or a CDCE906 setup is providedCDCE706 SwitchSSC Modulation Choose between no modulation and different center and down-spread modulationsprovided by PLL 2fmod Choose a modulation frequency for SSC; actual fmod shows the closest possiblemodulation frequencyfout Choose the output frequency for Y0–Y5; actual fout displays the closest possibleoutput frequency with an error in frequency smaller than |error|error Choose the maximum allowed error between fout and actual fout; actual errordisplays the error of current frequency actual foutdisable PLL If the input frequency is a multiple of fout, fout is derived directly from fin. Clickbypass disable PLL bypass if Yx should be derived from a PLL.activate SSC Choose which outputs will have SSC. All outputs with SSC activated must bederived from the same PLL.disable output Choose which outputs will be disabled. The Switch A will be set to input clock and PDivider will be set to 1 for each disabled output.
SCAU016B – August 2006 – Revised August 2007 CDCE906/CDCE706 Performance Evaluation Module 13Submit Documentation Feedback

www.ti.com
4.3 Tutorial
TI Pro-Clock™
An Error is displayed, if the setup cannot be provided by the CDCE906/CDCE706
A Warning is displayed if something in the setup needs special attention from the user.
The Accept Setup button transfers the setup to the CDCE906-706 SMBus interface, where an individualadjustment of the setup is possible. This function is blocked if an error in the setup occurs. Discard Setupreturns to the SMBus Interface without transferring the setup.
This section contains a step-by-step tutorial for creating a user-defined setup and programming theCDCE906/E706. The 27-MHz crystal of the EVM is used for reference. A 64-MHz CPU clock, differentaudio sample clocks for 24-kHz audio rate, a 27-MHz clock for an MPEG/AC-3 Audio Dec, and anadditional 60-MHz clock is provided. The tutorial contains instructions and comments explaining thefunctionality of the software.
Step-by-step instruction:1. Start TI Pro-Clock™.
2. Select CDCE906/E706.
•The CDCE906-706 SMBus Interface is started.3. Select Programming Assistant in the menu bar.•The CDCE906-706 Programming Assistant is started.4. Select CDCE906 Default Setting from Default Setup in the menu bar.•All Outputs are in use. All PLLs are in bypass mode.5. Click disable output for Y1-Y5.•Only Y0 is in use. All PLLs are in bypass mode.6. Set fout of Y0 to 64 MHz.•Y0 has an output frequency of 64 MHz; PLL 1 is set up automatically.7. Click disable output for Y1.8. Set fout of Y1 to 9.216 MHz.•Y1 is set to 9.216 MHz; PLL 2 in use by Y1.9. Click disable output for Y2.10. Set fout of Y2 to 18.432 MHz.•18.432 MHz is set to Y2; PLL 1 is in use by Y1 and Y2 because Y1 and Y2 are derived from thesame PLL (groups of outputs are preferred to a single output).11. Click disable output for Y3.12. Set fout of Y3 to 6.144 MHz.•Y1, Y2, and Y3 are derived by PLL 1.13. Click disable output for Y4.14. Set fout of Y4 to 27 MHz.•27 MHz is provided to Y4 by the input clock; PLL 3 is still not in use.
The 27 MHz of Y4 can be provided by a PLL if additional jitter cleaning is necessary:1. Click disable PLL bypass at Y4.•PLL3 now provides 27 MHz; additional jitter cleaning is possible.2. Click disable output at Y5.3. Set fout of Y5 to 60 MHz.•Error message The error for fout of Y5 is not procurable! appears; this is why no PLL is left toderive 60 MHz for Y5.4. Set error of Y5 to 50000 ppm.•Y5 now provides 59.4 MHz ; the error compared to 60 MHz is 10000 ppm.5. Click Accept Setup.
14 CDCE906/CDCE706 Performance Evaluation Module SCAU016B – August 2006 – Revised August 2007Submit Documentation Feedback

www.ti.com
4.4 Software Installation
TI Pro-Clock™
•The CDCE906-706 Programming Assistant is closing; the CDCE906-706 SMBus Interface opens,the setup of the Programming Assistant is transferred to the SMBus Interface.6. Click write.•The SMBus interface transfers the setup to the CDCE906/E706.
To install the TI Pro-Clock™, perform the following steps:1. Download TI Pro-Clock™ from www.ti.com.2. Run program setup.exe.3. Reboot your computer.4. Run the Software from Start →Programs →Texas Instruments →TI Pro Clock.
SCAU016B – August 2006 – Revised August 2007 CDCE906/CDCE706 Performance Evaluation Module 15Submit Documentation Feedback

www.ti.com
5 FAQ
6 Parts List
FAQ
The output swing decreases rapidly by enlarging the slew rate. Why does this happen?The output impedance is probably too small. Enlarge the output impedance as written in section 3.2.5.
The CDCE906/CDCE706 register cannot be programmed. What is wrong?Check if the parallel port is connected to your PC and your EVM. Check if all voltages are applied.Check if the multi-use pins 1 and 2 are used as address bits. Set the correct address via J10 and J12if this applies.
Which setup provides optimized jitter performance?Choose a VCO frequency as high as possible (implemented in the Programming Assistant). Select noSSC at "SSC Modulation Amount" if no SSC is necessary.
Why is there some cross coupling between Y4 and Y5?The routing of Y4 and Y5 is differential, in contrary to Y0-Y3, which are routed for single ended signals.This allows to evaluate pseudo-differential clocking. Each of the six outputs Y0 - Y5 can be individuallyinverted. So, three pseudo-differential pairs can be generated out of six outputs. As there is a slightmismatch between the rise and the fall times, the cross-point does not occur at the middle.
Table 1. Parts List
Item Quantity Reference Part Part Number
1 3 C1, C2 15 pF Murata GRM36C0G150J502 8 C4, C5, C7, C8, C9, C10, C11, C12 10 nF Panasonic ECJ-0EB1E103K3 8 C13, C14, C15, C16, C23, C26, C31, 100 nF Panasonic ECJ-0EB1A104KC364 3 C17, C18, C27 100 pF Panasonic ECJ-0EB1E101K5 2 C19, C25 10 pF Panasonic ECD-G0E100C6 3 C20, C28, C33 22 μF MurataGRM32ER71A226KE20L7 3 C21, C29, C34 10 μF MurataGRM31CR70J106KA01L8 3 C22, C30, C35 1 μF Panasonic ECJ-0EB0J105M9 3 C24, C32, C37 1000 pF Panasonic ECJ-0EB1E102K10 3 D1, D2, D3 Green Fairchild Semi QTLP651C-IG11 2 J3, J6 SMA Johnson Comp 142-0701-84112 2 J4, J5 SMD3P_BRIDGE Panasonic ERJ-2GE0R00X13 1 J9 Y5 Johnson Comp 142-0701-84114 2 J10, J12 HDR3 Header 3 pos, 0.1 ctr15 1 J11 Y4 Johnson Comp 142-0701-84116 1 J13 Y3 Johnson Comp 142-0701-84117 1 J14 Y2 Johnson Comp 142-0701-84118 1 J15 Y1 Johnson Comp 142-0701-84119 1 J16 Y0 Johnson Comp 142-0701-84120 1 J17 HDR4 Header 4 pos, 0.0 ctr21 1 J18 Parallel Port SPC Technology DB-25P-PCB
(male)22 3 L1, L2, L3 75 Ωat 100 MHz Murata BLM31PG500SN1L23 1 P1 PWR_IN12 SPC Technologies 845R24 1 P2 PWR_IN1 SPC Technologies 845R25 1 P3 PWR_IN SPC Technologies 845R26 1 P4 GND SPC Technologies 845B
16 CDCE906/CDCE706 Performance Evaluation Module SCAU016B – August 2006 – Revised August 2007Submit Documentation Feedback

www.ti.com
Parts List
Table 1. Parts List (continued)
Item Quantity Reference Part Part Number
27 2 R1, R3 NU NU28 4 R2, R4, R5, R6 NU NU29 1 R7 NU 50 NU30 12 R8, R12, R17, R19, R23, R26, R34, NU 100 Panasonic ERJ-2RKF1000XR35, R38, R42, R46, R4731 6 R10, R15, R25, R30, R40, R43 0 ΩPanasonic ERJ-2GE0R00X32 6 R11, R16, R29, R33, R41, R45 0 ΩPanasonic ERJ-2GE0R00X33 4 R14, R21, R22, R28 1 k ΩPanasonic ERJ-2RKF1001X34 7 R27, R37, R53, R55, R56, R57, R58 10K Panasonic ERJ-2RKF1002X35 2 R50, R51 100 ΩPanasonic ERJ-2RKF1000X36 2 R52, R54 100 k ΩPanasonic ERJ-2RKF1003X37 1 U1 CDCE706 CDCE70638 1 U2 SN74LV125 Texas Instruments
SN74LV125AD39 1 Y1 27 MHz Crystal Epson Toyocom TSX 322540 4 MP3 Stand Off41 4 MP32 Screw
SCAU016B – August 2006 – Revised August 2007 CDCE906/CDCE706 Performance Evaluation Module 17Submit Documentation Feedback

www.ti.com
7 Board Layout and Schematic
Board Layout and Schematic
The following figures show the board layout and schematic.
Figure 6. Top Silkscreen
18 CDCE906/CDCE706 Performance Evaluation Module SCAU016B – August 2006 – Revised August 2007Submit Documentation Feedback

www.ti.com
Board Layout and Schematic
Figure 7. Top Side
SCAU016B – August 2006 – Revised August 2007 CDCE906/CDCE706 Performance Evaluation Module 19Submit Documentation Feedback

www.ti.com
Board Layout and Schematic
Figure 8. Ground
20 CDCE906/CDCE706 Performance Evaluation Module SCAU016B – August 2006 – Revised August 2007Submit Documentation Feedback