Texas Instruments CDCLVP111EVM-CVAL User manual

1
SCAU055–November 2016
Submit Documentation Feedback Copyright © 2016, Texas Instruments Incorporated
CDCLVP111-SP Evaluation Module (CDCLVP111EVM-CVAL)
User's Guide
SCAU055–November 2016
CDCLVP111-SP Evaluation Module
(CDCLVP111EVM-CVAL)
This user’s guide provides an overview of the evaluation module (EVM) including hardware features to be
considered while using this module. This manual is applicable to the CDCLVP111-SP EVM which is
synonymous with CDCLVP111EVM-CVAL, the orderable part number. The EVM provides a platform for
evaluating the clock buffer under various voltage and bias configurations.
Contents
1 CDCLVP111-SP EVM (CDCLVP111EVM-CVAL)....................................................................... 2
2 CDCLVP111-SP Setup and Quick Test .................................................................................. 2
2.1 Power Supply Setup................................................................................................ 3
3 CDCLVP111-SP EVM Description ........................................................................................ 4
3.1 CDCLVP111-SP Clock Mux Selection........................................................................... 4
3.2 CDCLVP111-SP EVM Input Biasing ............................................................................. 4
3.3 CDCLVP111-SP EVM Output Termination...................................................................... 6
4 CDCLVP111-SP EVM Schematic ......................................................................................... 7
5 CDCLVP111-SP EVM Bill of Materials (BOM)........................................................................... 8
List of Figures
1 CDCLVP111-SP EVM Block Diagram .................................................................................... 2
2 Power Supply Connections................................................................................................. 3
3 Input Biasing Schematic .................................................................................................... 5
4 Input Biasing Board View................................................................................................... 5
5 LVDS Termination........................................................................................................... 6
6 On Board Optional Output Termination................................................................................... 6
7 CDCLVP111-SP Schematic................................................................................................ 7
List of Tables
1 Power Supply Configuration................................................................................................ 3
2 CDCLVP111-SP Jumper Configuration................................................................................... 4
3 Bill of Materials............................................................................................................... 8
Trademarks
All trademarks are the property of their respective owners.

CDCLVP111-SP
Q0:Q9 Output
biasing:
50 Qš}'E
through SMA, or
50 Qš}'EÀ]
on-board
resistor.
CLK0/CLK1
Input Biasing
LVDS,
LVPECL,
Single Ended
Input Clock Selection
MUX
10
CDCLVP111EVM-CVAL
LVPECL
10 10
10
CDCLVP111-SP EVM (CDCLVP111EVM-CVAL) www.ti.com
2SCAU055–November 2016
Submit Documentation Feedback
Copyright © 2016, Texas Instruments Incorporated
CDCLVP111-SP Evaluation Module (CDCLVP111EVM-CVAL)
1 CDCLVP111-SP EVM (CDCLVP111EVM-CVAL)
The CDCLVP111-SP EVM is ideal for evaluating the CDCLVP111-SP. The CDCLVP111-SP is a 1 to 10
LVPECL buffer with selectable input. The evaluation setup is shown in Figure 1. The evaluation setup is
essentially a break-out board exposing full functionality of the device with flexible input and output-biasing
options.
Figure 1. CDCLVP111-SP EVM Block Diagram
2 CDCLVP111-SP Setup and Quick Test
The CDCLVP111-SP EVM is designed to ease lab-based evaluation by utilizing an offset LVPECL bias
point set to earth ground. This allows a two power supply setup to easily connect the outputs to standard
50-Ωterminated test equipment. Connecting this way provides the proper termination for LVPECL drivers.
The EVM also provides pads near SMA jacks for on-board 50-Ωtermination for cases that may desire to
utilize high-impedance probes.

Supply 2Supply 1
+ - + -
GND
3.3 V 2 V
www.ti.com CDCLVP111-SP Setup and Quick Test
3
SCAU055–November 2016
Submit Documentation Feedback Copyright © 2016, Texas Instruments Incorporated
CDCLVP111-SP Evaluation Module (CDCLVP111EVM-CVAL)
2.1 Power Supply Setup
Figure 2 illustrates the necessary power connections for 3.3-V VCC-to-VEE operation.
• With supply 1 disabled, program supply 1 to 3.3 V with 100-mA current limit
• With supply 2 disabled, program supply 2 to 2 V with 100-mA current limit
Figure 2. Power Supply Connections
(A) Connect supplies and board with banana cables as shown. This configuration is for nominal 3.3-V
testing. To configure other VCC-to-VEE voltages, program supply 1 to the proper range of 2.375 V to
3.8 V. Supply 2 remains fixed with 2-V offset from VCC to earth ground termination.
(B) With the signal generator disabled, program according to Table 1 based on the supply voltage used.
Note, that the amplitudes and offsets are based on a single-ended signal.
Table 1. Power Supply Configuration
Voltage VCC:VEE VCC-GND CLK[0:1] amplitude CLK[0:1] offset
MIN 2.375 V 2 V 500 mV 0.625 V
TYP 3.3 V 2 V 500 mV –0.3 V
MAX 3.8 V 2 V 500 mV –0.8 V

CDCLVP111-SP EVM Description www.ti.com
4SCAU055–November 2016
Submit Documentation Feedback
Copyright © 2016, Texas Instruments Incorporated
CDCLVP111-SP Evaluation Module (CDCLVP111EVM-CVAL)
(C) This configuration provides a 1 V peak-to-peak differential clock with appropriate offset relative to
earth ground (LVPECL termination point).
(D) Connect 1 or more output pairs to a 50-Ωterminated oscilloscope.
(E) Connect signal generator to CLK0 and nCLK0.
(F) Ensure that J1 is open or set between pins 1 and 2. This enables CLK0. Jumper pins 2 and 3 for CLK1
pair.
(G) Enable power supply 1 and 2.
(H) Enable signal generator outputs.
(I) View outputs on oscilloscope screen.
3 CDCLVP111-SP EVM Description
The following sub-sections describe the CDCLVP111-SP EVM in detail.
3.1 CDCLVP111-SP Clock Mux Selection
The EVM provides a three-pin jumper, J1, to select CLK0 or CLK1 pairs.
Table 2. CDCLVP111-SP Jumper Configuration
Reference
Designator # of Pins Default Config Pin 1 Silkscreen Pin 2 Silkscreen Pin 3 Silkscreen
J1 3 Short pins 1-2 VEE CLK_SEL VCC
The CDCLVP111-SP CLK_SEL pin contains a 75-kΩpulldown to VEE. Leaving J1 without jumper will
select the CLK0 pair, the same as if J1 has pins 1 and 2 shorted. Shorting J1 pins 2 and 3 will select
CLK1 input pair.
3.2 CDCLVP111-SP EVM Input Biasing
The CDCLVP111-SP EVM was designed to allow implementation of flexible input biasing. By default, the
board is configured with two 50-Ωresistors to LVPECL bias level (VCC-2 V, earth ground) for both CLK
inputs. This configuration allows for direct use of LVPECL drivers. The termination resistors R1, R2, R4,
and R5 are placed on the bottom side of the board in a fly-by configuration.

www.ti.com CDCLVP111-SP EVM Description
5
SCAU055–November 2016
Submit Documentation Feedback Copyright © 2016, Texas Instruments Incorporated
CDCLVP111-SP Evaluation Module (CDCLVP111EVM-CVAL)
Figure 3. Input Biasing Schematic
Figure 4. Input Biasing Board View
The board also is designed to allow LVDS termination. This is accomplished by the careful layout of R1,
R2, R4 and R5. The pad placements are such that an 0402 100-Ωresistor can be placed between the top
pads of R1 and R5 or R2 and R4 to differentially terminate either CLK0 or CLK1 pairs respectively (see
Figure 5).

CDCLVP111-SP EVM Description www.ti.com
6SCAU055–November 2016
Submit Documentation Feedback
Copyright © 2016, Texas Instruments Incorporated
CDCLVP111-SP Evaluation Module (CDCLVP111EVM-CVAL)
Figure 5. LVDS Termination
The final termination option is to allow single-ended input to drive CLK1. A 0-Ωresistor, R3, can be added
to the circuit to connect VBB output to the negative pin of CLK1. Remove resistor R2 and R4. A single-
ended signal can now drive CLK1 input on J7.
3.3 CDCLVP111-SP EVM Output Termination
The CDCLVP111-SP EVM is configured with no on-board output termination installed, by default. This
allows simple connection to 50-Ωterminated test equipment. There are 0402 pads for 50-Ωtermination on
board. This allows the connection of a high- impedance or differential probe. Simply install the pair of
resistors associated with the output being evaluated. In Figure 6, install R7 and R12 for on-board
termination. Leave them unconnected for direct termination to 50-Ωtest equipment.
Figure 6. On Board Optional Output Termination

VCC
1
CLK_SEL
2
CLK0
3
CLK0
4
VBB 5
CLK1
6
CLK1
7
VEE 8
VCC
9
VCC
10
Q9 11
Q9 12
Q8 13
Q8 14
Q7 15
Q7 16
VCC
17
VCC
18
Q6 19
Q6 20
Q5 21
Q5 22
Q4 23
Q4 24
Q3 25
Q3 26
VCC
27
VCC
28 Q2 29
Q2 30
Q1 31
Q1 32
Q0 33
Q0 34
VCC
35
VCC
36
U1
CDCLVP111HFG
0
R3
VCC
VEE
1
2
3
J1
VCC
VEE
Q0
Q0n
Q1
Q1n
Q2
Q2n
Q3
Q3n
Q4
Q4n
Q5
Q5n
Q6
Q6n
Q7
Q7n
Q8
Q8n
Q9
Q9n
Q0
Q0n
Q1
Q1n
Q2
Q2n
Q3
Q3n
Q4
Q4n
Q5
Q5n
Q6
Q6n
Q7
Q8
Q8n
Q9
Q9n
J2 J4J3
1000pF
C5
0.01µF
C3
0.01µF
C4
1µF
C1
1µF
C2
10µF
C7
68µF
C9
68µF
C10
VCC VEE
GND
GND
GND
GND
GND
GND
GND
GND
Q7n
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
49.9
R5
49.9
R1
49.9
R2
49.9
R4
10µF
C8
1000pF
C6
0.01µF
C11
49.9
R6
GND
49.9
R11
GND
49.9
R7
GND
49.9
R12
GND
49.9
R8
GND
49.9
R13
GND
49.9
R9
GND
49.9
R14
GND
49.9
R10
GND
49.9
R15
GND
49.9
R16
GND
49.9
R21
GND
49.9
R17
GND
49.9
R22
GND
49.9
R18
GND
49.9
R23
GND
49.9
R19
GND
49.9
R24
GND
49.9
R20
GND
49.9
R25
GND
1
2 3 4 5
J5
1
2 3 4 5
J6
1
2 3 4 5
J7
1
2 3 4 5
J8
1
2 3 4 5
J9
1
2 3 4 5
J10
1
2 3 4 5
J11
1
2 3 4 5
J12
1
2 3 4 5
J13
1
2 3 4 5
J14
1
2 3 4 5
J15
1
2 3 4 5
J16
1
2 3 4 5
J17
1
2 3 4 5
J18
1
2 3 4 5
J19
1
2 3 4 5
J20
1
2 3 4 5
J21
1
2 3 4 5
J22
1
2 3 4 5
J23
1
2 3 4 5
J24
1
2 3 4 5
J25
1
2 3 4 5
J26
1
2 3 4 5
J27
1
2 3 4 5
J28
Copyright © 2016, Texas Instruments Incorporated
www.ti.com CDCLVP111-SP EVM Schematic
7
SCAU055–November 2016
Submit Documentation Feedback Copyright © 2016, Texas Instruments Incorporated
CDCLVP111-SP Evaluation Module (CDCLVP111EVM-CVAL)
4 CDCLVP111-SP EVM Schematic
Figure 7 illustrates the EVM schematic.
Figure 7. CDCLVP111-SP Schematic

CDCLVP111-SP EVM Bill of Materials (BOM) www.ti.com
8SCAU055–November 2016
Submit Documentation Feedback
Copyright © 2016, Texas Instruments Incorporated
CDCLVP111-SP Evaluation Module (CDCLVP111EVM-CVAL)
5 CDCLVP111-SP EVM Bill of Materials (BOM)
Table 3 displays the BOM.
Table 3. Bill of Materials
Designator Qty Value Description Package Reference Part Number Manufacturer
!PCB 1 Printed Circuit Board MHR030 Any
C1, C2 2 1uF CAP, CERM, 1 µF, 25 V, +/- 10%, X7R, 1206 1206 C3216X7R1E105K085AA TDK
C3, C4, C11 3 0.01uF CAP, CERM, 0.01 µF, 50 V, +/- 5%, X7R, 0603 0603 C0603C103J5RACTU Kemet
C5, C6 2 1000pF CAP, CERM, 1000 pF, 50 V, +/- 10%, X7R, 0603 0603 C0603C102K5RACTU Kemet
C7, C8 2 10uF CAP, TA, 10 µF, 25 V, +/- 20%, 1.5 ohm, SMD 6032-28 293D106X0025C2TE3 Vishay-Sprague
C9, C10 2 68uF CAP, TA, 68 µF, 25 V, +/- 10%, 0.2 ohm, SMD 7343-43 T495X686K025ATE200 Kemet
H1, H2, H3, H4 4 Machine Screw, Round, #4-40 x 1/4, Nylon, Philips panhead Screw NY PMS 440 0025 PH B&F Fastener Supply
H5, H6, H7, H8 4 Standoff, Hex, 0.5"L #4-40 Nylon Standoff 1902C Keystone
J1 1 Header, 2.54 mm, 3x1, Tin, TH Header, 2.54 mm, 3x1, TH TSW-103-07-T-S Samtec
J2, J4 2 BANANA JACK, SOLDER LUG, RED, TH Red Insulated Banana Jack SPC15363 Tenma
J3 1 BANANA JACK, SOLDER LUG, BLACK, TH Black Insulated Banana Jack SPC15354 Tenma
J5, J6, J7, J8, J9, J10, J11,
J12, J13, J14, J15, J16, J17,
J18, J19, J20, J21, J22, J23,
J24, J25, J26, J27, J28
24 JACK, SMA, 50 Ohm, Gold, SMT SMA JACK EDGE MNT,
SMT 73251-1150 Molex
R1, R2, R4, R5 4 49.9 RES, 49.9, 1%, 0.063 W, 0402 0402 RC0402FR-0749R9L Yageo America
SH-J1 1 Shunt, 100mil, Gold plated, Black Shunt 2 pos. 100 mil 881545-2 TE Connectivity
U1 1 CDCLVP111HFG, HFG0036A_Custom_A HFG0036A_Custom_A CDCLVP111HFG Texas Instruments
R3 0 0 RES, 0, 5%, 0.1 W, 0603 0603 CRCW06030000Z0EA Vishay-Dale
R6, R7, R8, R9, R10, R11,
R12, R13, R14, R15, R16,
R17, R18, R19, R20, R21,
R22, R23, R24, R25
0 49.9 RES, 49.9, 1%, 0.063 W, 0402 0402 RC0402FR-0749R9L Yageo America

STANDARD TERMS AND CONDITIONS FOR EVALUATION MODULES
1. Delivery: TI delivers TI evaluation boards, kits, or modules, including any accompanying demonstration software, components, or
documentation (collectively, an “EVM” or “EVMs”) to the User (“User”) in accordance with the terms and conditions set forth herein.
Acceptance of the EVM is expressly subject to the following terms and conditions.
1.1 EVMs are intended solely for product or software developers for use in a research and development setting to facilitate feasibility
evaluation, experimentation, or scientific analysis of TI semiconductors products. EVMs have no direct function and are not
finished products. EVMs shall not be directly or indirectly assembled as a part or subassembly in any finished product. For
clarification, any software or software tools provided with the EVM (“Software”) shall not be subject to the terms and conditions
set forth herein but rather shall be subject to the applicable terms and conditions that accompany such Software
1.2 EVMs are not intended for consumer or household use. EVMs may not be sold, sublicensed, leased, rented, loaned, assigned,
or otherwise distributed for commercial purposes by Users, in whole or in part, or used in any finished product or production
system.
2Limited Warranty and Related Remedies/Disclaimers:
2.1 These terms and conditions do not apply to Software. The warranty, if any, for Software is covered in the applicable Software
License Agreement.
2.2 TI warrants that the TI EVM will conform to TI's published specifications for ninety (90) days after the date TI delivers such EVM
to User. Notwithstanding the foregoing, TI shall not be liable for any defects that are caused by neglect, misuse or mistreatment
by an entity other than TI, including improper installation or testing, or for any EVMs that have been altered or modified in any
way by an entity other than TI. Moreover, TI shall not be liable for any defects that result from User's design, specifications or
instructions for such EVMs. Testing and other quality control techniques are used to the extent TI deems necessary or as
mandated by government requirements. TI does not test all parameters of each EVM.
2.3 If any EVM fails to conform to the warranty set forth above, TI's sole liability shall be at its option to repair or replace such EVM,
or credit User's account for such EVM. TI's liability under this warranty shall be limited to EVMs that are returned during the
warranty period to the address designated by TI and that are determined by TI not to conform to such warranty. If TI elects to
repair or replace such EVM, TI shall have a reasonable time to repair such EVM or provide replacements. Repaired EVMs shall
be warranted for the remainder of the original warranty period. Replaced EVMs shall be warranted for a new full ninety (90) day
warranty period.
3Regulatory Notices:
3.1 United States
3.1.1 Notice applicable to EVMs not FCC-Approved:
This kit is designed to allow product developers to evaluate electronic components, circuitry, or software associated with the kit
to determine whether to incorporate such items in a finished product and software developers to write software applications for
use with the end product. This kit is not a finished product and when assembled may not be resold or otherwise marketed unless
all required FCC equipment authorizations are first obtained. Operation is subject to the condition that this product not cause
harmful interference to licensed radio stations and that this product accept harmful interference. Unless the assembled kit is
designed to operate under part 15, part 18 or part 95 of this chapter, the operator of the kit must operate under the authority of
an FCC license holder or must secure an experimental authorization under part 5 of this chapter.
3.1.2 For EVMs annotated as FCC – FEDERAL COMMUNICATIONS COMMISSION Part 15 Compliant:
CAUTION
This device complies with part 15 of the FCC Rules. Operation is subject to the following two conditions: (1) This device may not
cause harmful interference, and (2) this device must accept any interference received, including interference that may cause
undesired operation.
Changes or modifications not expressly approved by the party responsible for compliance could void the user's authority to
operate the equipment.
FCC Interference Statement for Class A EVM devices
NOTE: This equipment has been tested and found to comply with the limits for a Class A digital device, pursuant to part 15 of
the FCC Rules. These limits are designed to provide reasonable protection against harmful interference when the equipment is
operated in a commercial environment. This equipment generates, uses, and can radiate radio frequency energy and, if not
installed and used in accordance with the instruction manual, may cause harmful interference to radio communications.
Operation of this equipment in a residential area is likely to cause harmful interference in which case the user will be required to
correct the interference at his own expense.
SPACER
SPACER
SPACER
SPACER
SPACER
SPACER
SPACER
SPACER

FCC Interference Statement for Class B EVM devices
NOTE: This equipment has been tested and found to comply with the limits for a Class B digital device, pursuant to part 15 of
the FCC Rules. These limits are designed to provide reasonable protection against harmful interference in a residential
installation. This equipment generates, uses and can radiate radio frequency energy and, if not installed and used in accordance
with the instructions, may cause harmful interference to radio communications. However, there is no guarantee that interference
will not occur in a particular installation. If this equipment does cause harmful interference to radio or television reception, which
can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one or more
of the following measures:
•Reorient or relocate the receiving antenna.
•Increase the separation between the equipment and receiver.
•Connect the equipment into an outlet on a circuit different from that to which the receiver is connected.
•Consult the dealer or an experienced radio/TV technician for help.
3.2 Canada
3.2.1 For EVMs issued with an Industry Canada Certificate of Conformance to RSS-210
Concerning EVMs Including Radio Transmitters:
This device complies with Industry Canada license-exempt RSS standard(s). Operation is subject to the following two conditions:
(1) this device may not cause interference, and (2) this device must accept any interference, including interference that may
cause undesired operation of the device.
Concernant les EVMs avec appareils radio:
Le présent appareil est conforme aux CNR d'Industrie Canada applicables aux appareils radio exempts de licence. L'exploitation
est autorisée aux deux conditions suivantes: (1) l'appareil ne doit pas produire de brouillage, et (2) l'utilisateur de l'appareil doit
accepter tout brouillage radioélectrique subi, même si le brouillage est susceptible d'en compromettre le fonctionnement.
Concerning EVMs Including Detachable Antennas:
Under Industry Canada regulations, this radio transmitter may only operate using an antenna of a type and maximum (or lesser)
gain approved for the transmitter by Industry Canada. To reduce potential radio interference to other users, the antenna type
and its gain should be so chosen that the equivalent isotropically radiated power (e.i.r.p.) is not more than that necessary for
successful communication. This radio transmitter has been approved by Industry Canada to operate with the antenna types
listed in the user guide with the maximum permissible gain and required antenna impedance for each antenna type indicated.
Antenna types not included in this list, having a gain greater than the maximum gain indicated for that type, are strictly prohibited
for use with this device.
Concernant les EVMs avec antennes détachables
Conformément à la réglementation d'Industrie Canada, le présent émetteur radio peut fonctionner avec une antenne d'un type et
d'un gain maximal (ou inférieur) approuvé pour l'émetteur par Industrie Canada. Dans le but de réduire les risques de brouillage
radioélectrique à l'intention des autres utilisateurs, il faut choisir le type d'antenne et son gain de sorte que la puissance isotrope
rayonnée équivalente (p.i.r.e.) ne dépasse pas l'intensité nécessaire à l'établissement d'une communication satisfaisante. Le
présent émetteur radio a été approuvé par Industrie Canada pour fonctionner avec les types d'antenne énumérés dans le
manuel d’usage et ayant un gain admissible maximal et l'impédance requise pour chaque type d'antenne. Les types d'antenne
non inclus dans cette liste, ou dont le gain est supérieur au gain maximal indiqué, sont strictement interdits pour l'exploitation de
l'émetteur
3.3 Japan
3.3.1 Notice for EVMs delivered in Japan: Please see http://www.tij.co.jp/lsds/ti_ja/general/eStore/notice_01.page 日本国内に
輸入される評価用キット、ボードについては、次のところをご覧ください。
http://www.tij.co.jp/lsds/ti_ja/general/eStore/notice_01.page
3.3.2 Notice for Users of EVMs Considered “Radio Frequency Products” in Japan: EVMs entering Japan may not be certified
by TI as conforming to Technical Regulations of Radio Law of Japan.
If User uses EVMs in Japan, not certified to Technical Regulations of Radio Law of Japan, User is required by Radio Law of
Japan to follow the instructions below with respect to EVMs:
1. Use EVMs in a shielded room or any other test facility as defined in the notification #173 issued by Ministry of Internal
Affairs and Communications on March 28, 2006, based on Sub-section 1.1 of Article 6 of the Ministry’s Rule for
Enforcement of Radio Law of Japan,
2. Use EVMs only after User obtains the license of Test Radio Station as provided in Radio Law of Japan with respect to
EVMs, or
3. Use of EVMs only after User obtains the Technical Regulations Conformity Certification as provided in Radio Law of Japan
with respect to EVMs. Also, do not transfer EVMs, unless User gives the same notice above to the transferee. Please note
that if User does not follow the instructions above, User will be subject to penalties of Radio Law of Japan.
SPACER
SPACER
SPACER
SPACER
SPACER