Analog Devices EVAL-AD5423SDZ User manual

EVAL-AD5423SDZ Evaluation Board User Guide
UG-1554
One Technology Way •P. O. Box 9106 •Norwood, MA 02062-9106, U.S.A. •Tel: [phone] •Fax: [phone] •www.analog.com
Evaluating the AD5423 Single Channel, 16-Bit Current or Voltage Output DAC with
HART Connectivity
PLEASE SEE THE LAST PAGE FOR AN IMPORTANT
WARNING AND LEGAL TERMS AND CONDITIONS. Rev. 0 | Page 1 of 19
FEATURES
Fully featured evaluation board for the AD5423
On board 2.5 V ADR4525 reference
ACE software for control
EVALUATION KIT CONTENTS
EVAL-AD5423SDZ evaluation board
EQUIPMENT NEEDED
SDP-S controller board
Bench top power supply and connector cables
PC/laptop
DOCUMENTS NEEDED
AD5423 data sheet
ACE user manual
SOFTWARE NEEDED
ACE software
GENERAL DESCRIPTION
This user guide describes the EVAL-AD5423SDZ evaluation
board for the AD5423 single-channel, 16-bit voltage, 16-bit
current output digital-to-analog converter (DAC).
The EVAL-AD5423SDZ (see Figure 1) requires the EVAL-SDP-
CS1Z system demonstration platform (SDP-S) board. The
EVAL-AD5423SDZ interfaces to the USB port of the PC via the
SDP-S board. The Analysis, Control, Evaluation (ACE) software
allows simplified programming of the AD5423, and is available
to use with the EVAL-AD5423SDZ.
For full details on the AD5423, see the AD5423 data sheet.
Consult the data sheet in conjunction with this user guide when
using the EVAL-AD5423SDZ.
EVALUATION BOARD PHOTOGRAPH
20450-001
Figure 1.

UG-1554 EVAL-AD5423SDZ Evaluation Board User Guide
Rev. 0 | Page 2 of 19
TABLE OF CONTENTS
Features .............................................................................................. 1
Evaluation Kit Contents................................................................... 1
Equipment Needed........................................................................... 1
Documents Needed.......................................................................... 1
Software Needed............................................................................... 1
General Description......................................................................... 1
Evaluation Board Photograph......................................................... 1
Revision History ............................................................................... 2
Evaluation Board Hardware............................................................ 3
Power Supplies .............................................................................. 3
Serial Communication................................................................. 3
AD5423 Device Address Pins ..................................................... 3
Software Quick Start Procedures.................................................... 5
Installing the ACE Software and EVAL-AD5423SDZ Plugins
......................................................................................................... 5
Initial Setup ....................................................................................5
AD5423 Block Diagram and Functions .........................................7
Initial Configuration.....................................................................9
Setting the DAC Output...............................................................9
Writing to the ADC Configuration Register .......................... 10
Updating Diagnostic Results .................................................... 10
Example Sequences .................................................................... 10
ACE Tool Views.............................................................................. 12
Macro Tool .................................................................................. 12
Register Debugger Tool ............................................................. 12
Events Tool .................................................................................. 12
Evaluation Board Schematics and Artwork................................ 13
Ordering Information.................................................................... 18
Bill of Materials........................................................................... 18
REVISION HISTORY
5/2019—Revision 0: Initial Version

EVAL-AD5423SDZ Evaluation Board User Guide UG-1554
Rev. 0 | Page 3 of 19
EVALUATION BOARD HARDWARE
POWER SUPPLIES
The EVAL-AD5423SDZ requires a number of power supply
inputs for the AVDD1, AVDD2, AVSS, and VLOGIC pins on the AD5423.
If there is only one positive rail available, connect the AVDD2 pin
to the AVDD1 pin via the AVDD1-AVDD2-SHRT link on the EVAL-
AD5423SDZ. The VLOGIC supply can be selected from 3.3V_SDP
on the SDP-S board or VLDO, through the JP1 and JP3 jumpers.
See Table 1 for more link options and the default link positions.
EVAL-AD5423SDZ operates with a power supply range from
−33 V on AVSS to +33 V on AVDD1 with a maximum voltage of
50 V between the two rails. AVDD2 requires a voltage between
5 V and 33 V. In a typical operating condition, AVDD2 = 5 V,
AVDD1 = +24 V, and AVSS = −24 V.
SERIAL COMMUNICATION
The SDP-S board handles the communication to the EVAL-
AD5423SDZ via the PC. By default, the SDP-S board handles
the serial port interface (SPI) communication, controls the
RESET pin and the LDAC pin, and monitors the FAULT pin of
the AD5423.
The EVAL-AD5423SDZ can disconnect from the SDP-S board
and drive the digital signals from an external source by
removing the appropriate links on P2 (see Table 2). An option
to tie the RESET pin and the LDAC pin to high or low levels is
available through the S1 switch and the JP11 link.
AD5423 DEVICE ADDRESS PINS
The device address pins (AD0 and AD1) are used in conjunction
with the device address bits within the SPI frame to determine
which AD5423 device is being addressed by the system controller.
The AD0 pin and the AD1 pin can be configured through the
JP12 and JP14 links (see Table 1).
Table 1. EVAL-AD5423SDZ Link Option Functions
Link Default Position Function
AVDD1-AVDD2-SHRT Not inserted Connects the AVDD2 pin to the AVDD1 pin.
JP1 Not inserted Selects 3.3 V from the SDP-S as the source for the VLOGIC pin.
JP2 Inserted Selects the external reference ADR-REF as the input to REFIN.
JP3 Inserted Selects 3.3 V from the VLDO pin of the AD5423 as the source for the VLOGIC pin.
JP4 Not inserted Selects the REFOUT pin as the input to the REFIN pin.
JP5 Inserted Powers external reference ADR-REF from the AVDD2 pin (the maximum supply for the ADR4525 is 15 V).
JP8 Inserted Connects the VIOUT pin to the + VSENSE pin.
JP10 Inserted Connects the –VSENSE pin to the RETURN signal on the EVAL-AD5423SDZ.
JP11 A
Position A connects the LDAC pin to the ground position. Position B connects LDAC to the VLOGIC pin.
JP12 A
Position A connects the AD0 pin to the ground position. Position B connects the AD0 pin to the
VLOGIC pin.
JP14 A
Position A connects the AD1 pin to the ground position. Position B connects the AD1 pin to the
VLOGIC pin.
JP17 Not inserted Connects the AVSS pin to the ground position pin for the unipolar supply option (current output only).
P2 Inserted
Provides options to disconnect from the SDP-S board and to drive digital signals from an
external source.
S1 Up
In the up position, this link connects the RESET pin to the VLOGIC pin.
Middle (default)
In the middle position (default), this link controls the RESET pin via the SDP-S board.
Down
In the right position, this link connects the RESET pin to the ground position pin.

UG-1554 EVAL-AD5423SDZ Evaluation Board User Guide
Rev. 0 | Page 4 of 19
Table 2. Link Options for P2 Header
Pin No. Position Function
1, 2 Inserted Connects the FAULT signal from the SDP-S to the FAULT pin on the AD5423.
Not inserted Disconnects the FAULT signal from the SDP-S to the FAULT pin on the AD5423.
3, 4 Inserted Connects the RESET signal from the SDP-S to the RESET pin on the AD5423.
Not inserted Disconnects the RESET signal from the SDP-S to the RESET pin on the AD5423.
5, 6 Inserted Connects the LDAC signal from the SDP-S to the LDAC pin on the AD5423.
Not inserted Disconnects the LDAC signal from the SDP-S to the LDAC pin on the AD5423.
7, 8 Inserted Connects the SCLK signal from the SDP-S to the SCLK pin on the AD5423.
Not inserted Disconnects the SCLK signal from the SDP-S to the SCLK pin on the AD5423.
9, 10 Inserted Connects the SDO signal from the SDP-S to the SDO pin on the AD5423.
Not inserted Disconnects the SDO signal from the SDP-S to the SDO pin on the AD5423.
11, 12 Inserted Connects the SDI signal from the SDP-S to the SDI pin on the AD5423.
Not inserted Disconnects the SDI signal from the SDP-S to the SDI pin on the AD5423.
13, 14 Inserted Connects the SYNC signal from the SDP-S to the SYNC pin on the AD5423.
Not inserted Disconnects the SYNC signal from the SDP-S to the SYNC pin on the AD5423.

EVAL-AD5423SDZ Evaluation Board User Guide UG-1554
Rev. 0 | Page 5 of 19
SOFTWARE QUICK START PROCEDURES
INSTALLING THE ACE SOFTWARE AND
EVAL-AD5423SDZ PLUGINS
The EVAL-AD5423SDZ board uses Analog Devices, Inc., ACE
software. For instructions on how to install and use the ACE
software, go to www.analog.com/ACE.
When the installations are finished, the EVAL-AD5423SDZ
plugin will appear when you open the ACE software.
INITIAL SETUP
To set up the EVAL-AD5423SDZ, take the following steps:
1. Connect a USB cable to the PC and then to the SDP-S board.
2. Connect the SDP-S board to the EVAL-AD5423SDZ. The
PC recognizes the EVAL-AD5423SDZ.
3. Power up the EVAL-AD5423SDZ with the power supplies
recommended in the Power Supplies section.
4. Open the ACE software. The EVAL-AD5423 SDZ appears
in the Attached Hardware pane of the ACE window.
20450-002
Figure 2. EVAL-AD5423SDZ Plugin Not Installed
5. When setting up the evaluation board for the first time, it
can be required to install the EVAL-AD5423SDZ plugin. If
the plugin appears as shown in Figure 5, then proceed to
Step 7. If the plugin appears as shown in Figure 2, click on
the button circled in red and the pop-up window shown in
Figure 3 appears. Click Yes.
20450-003
Figure 3. Installing the Plugin Pop-Up Window
6. The plugin manager window appears, as shown in Figure 4.
7. Find and select the Board.AD5423 plugin and click Install
Selected. The EVAL-AD5423SDZ plugin is now installed
and displays as shown in Figure 5.
20450-004
Figure 4. Plugin Manager Window

UG-1554 EVAL-AD5423SDZ Evaluation Board User Guide
Rev. 0 | Page 6 of 19
20450-005
Figure 5. Attached Hardware Section with the EVAL-AD5423SDZ
Plugin Connected
8. Double-click EVAL-AD5423SDZ to open the AD5423 block
diagram (see Figure 6). The INITIAL CONFIGURATION
pane appears on the left side of the ACE window. Several
register settings can be configured in this pane and are
written to the device in the appropriate order. The RESET_
OCCURED and CAL_MEM_UNREFRESHED LED
indicators in the DIGITAL DIGNOSTIC RESULTS pane are
illuminated red by default.
9. Write the initial configuration values to clear these error
flags. If the device is power cycled, or if the USB cable is
disconnected and reconnected while the ACE software is
open, contact with the EVAL-AD5423SDZ is lost. To
regain contact, click the System tab, then click the USB
symbol on the EVAL-AD5423SDZ, and then click Acquire.
2
0450-006
Figure 6. AD5423 Block Diagram in the ACE Software

EVAL-AD5423SDZ Evaluation Board User Guide UG-1554
Rev. 0 | Page 7 of 19
AD5423 BLOCK DIAGRAM AND FUNCTIONS
The EVAL-AD5425SDZ plugin is organized to appear similar to
the block diagram shown in the AD5423 data sheet. This graphical
user interface (GUI) correlates the functions of the EVAL-
AD5423SDZ with the descriptions in the AD5423 data sheet.
Full descriptions of each block and register setting are available
in the AD5423 data sheet. The full screen AD5423 block
diagram with labels is shown in Figure 7. Table 3 and Table 4
describe the functionality of each block.
20450-007
Figure 7. AD5423 Block Diagram with Labels
Table 3. AD5423 Block Diagram Label Functions (See Figure 7)
Figure
Label Function
A To apply any changes made to the block diagram or to register values in the memory map to the device, click Apply Changes.
B To read back all of the registers of the device, click Read All.
C Click Reset Chip to reset the AD5423. The Reset Chip button has the same functionality as the software reset of the AD5423.
D Click Diff to show the registers that are different from the data stored on the device. This function shows what has changed since
the last register read.
E Click Software Defaults to load the software defaults of the device. These values are not written to the hardware. Click Apply Changes
to write the software default values to the hardware.
F The AD0 and AD1 checkboxes set the AD5423 address of the device and must correspond to the JP12 and JP14 links on the
hardware. If either checkbox is selected, this represents a high state. If either box is not selected, this represents a low state.
G If the /RESET checkbox is selected, the SDP-S board sets the RESET pin high. Otherwise, the SDP-S board pulls the RESET pin low.
H If the /LDAC checkbox is selected, the SDP-S board sets the LDAC pin high. Otherwise, the SDP-S board pulls the LDAC pin low.
I The EVAL-AD5425SDZ plugin monitors the FAULT pin. If the FAULT pin is low, the /FAULT indicator LED lights up red.
K VI_OUT displays the calculated output at VIOUT, and displays if the output is in voltage, milliamps, or is high impedance (high-Z).

UG-1554 EVAL-AD5423SDZ Evaluation Board User Guide
Rev. 0 | Page 8 of 19
Figure
Label Function
Lx GUI access on several registers. Pop-ups, dropdown menus, and hexadecimal textboxes are available in the GUI to configure
several registers of the AD5423. To write the changes to the device, click Apply Changes. The functions within the GUI that
control various registers are described in Table 4.
M The Calibration Memory Refresh button initiates a write to the key register to perform a calibration memory refresh.
N The SW LDAC button initiates a write to the key register to perform a software LDAC command.
O The NOP Command button initiates a write to Address 0x00 for a no operation (NOP) command.
P The Configure ADC button writes the data selected in the ADC Config menu to the ADC configuration register.
Q Two Stage Readback Select menu. A two-stage readback is initiated through the two-stage readback select register. Click
Readback to initiate a write to the two-stage readback select register and issue a no operation command.
R DIGITAL DIAGNOSTIC RESULTS menu. Click Update and Readback Digital Diagnostic Result to trigger a write 1 to clear
operation on the selected checkboxes and a readback from the digital diagnostic result register.
S ANALOG DIAGNOSTIC RESULTS menu. Click Update and Readback Analog Diagnostic Result to trigger a write 1 to clear
operation on the selected checkboxes and a readback from the analog diagnostic result register.
T When the HART_EN checkbox is selected, the HART_EN bit = 1 in the General-Purpose Configuration 1 register.
U Click Proceed to Memory Map to open the AD5423 memory map (see Figure 8).
V Click Example Sequences to open the example sequences window (see Figure 13).
Table 4. Register Controls Accessible via the GUI (See Label Lx in Table 3 and in Figure 7)
Figure
Label Function
L1 Diagnostic Configuration. Click this button to activate the associated pop-up menu.
L2 GP Config. When this button is clicked, a pop-up menu appears to configure the general-purpose configuration registers.
L3 Key register menu. When this menu is clicked, a dropdown menu appears to configure the key register.
L4 Fault Pin Config. When this button is clicked, a pop-up menu appears to configure the general-purpose configuration registers.
L5 WDT Config. When this button is clicked, a pop-up menu appears to configure the general-purpose configuration registers.
L6 Frequency Monitor menu. This menu displays the value in the frequency monitor when read.
L7 Clear Code menu. Use the textbox in this menu to insert a clear code value in hexadecimal format.
L8 User Gain menu. Use the textbox in this menu to insert a user gain value in hexadecimal format.
L9 User Offset menu. Use the textbox in this menu to insert a user offset value in hexadecimal format.
L10 DAC Input Reg menu. Use the textbox in this menu to insert the DAC value in hexadecimal format.
L11 16 Bit DAC. When this button is clicked, a pop-up menu appears to configure the general-purpose configuration registers.
L12 DAC Output Reg. This menu displays the hexadecimal value currently set in the DAC output register.
L13 Status Register. This menu displays the contents of the status register.
L14 ADC Config. This menu contains a combination of dropdown menus and a textbox in which to enter the sequence data.

EVAL-AD5423SDZ Evaluation Board User Guide UG-1554
Rev. 0 | Page 9 of 19
2
0450-008
Figure 8. AD5423 Memory Map in the ACE Software
INITIAL CONFIGURATION
An initial configuration wizard is available when the AD5423
plugin opens that allows quick configuration of the AD5423, and
provides configuration for the clock output in the general-purpose
configuration register, the DAC configuration register, and the
DAC input register. Click Apply to initiate the configured settings
in the order of the recommended power-up sequence on the
AD5423 data sheet.
SETTING THE DAC OUTPUT
To configure the DAC output, use the DAC Config Register
pop-up menu (see Figure 9). Click the 16 Bit DAC block in the
block diagram to display the DAC configuration register. Select
the appropriate settings and click Apply Changes. It is
recommended to disable the output until the correct value in
the DAC input register is written to the device.
To change the DAC voltage or current output level, write the
appropriate hexadecimal code to the DAC input register, and
then click Apply Changes. Click SW LDAC to issue a software
LDAC command, or pull the LDAC pin low to update the DAC
output register with the values in the DAC input register. To
enable the DAC output, select the OUT_EN (Enable VI_OUT)
checkbox, and then click Apply Changes. The programmed
voltage or current is then reflected at the VIOUT pin.
20450-009
Figure 9. AD5423 DAC Config Register Pop-Up Menu

UG-1554 EVAL-AD5423SDZ Evaluation Board User Guide
Rev. 0 | Page 10 of 19
WRITING TO THE ADC CONFIGURATION REGISTER
The procedure to set up and configure the ADC input node is
discussed in the AD5423 data sheet. For this reason, writing to
the ADC configuration register through the Apply Changes
function is disabled.
The dropdown list in the SEQUENCE_COMMAND section
contains only an initiate single conversion command
(INITIATE_SINGLE_CON). The hexadecimal text box in the
SEQUENCE_DATA pane is unused and remains at 0. Use the
dropdown list in the ADC_IP_SELECT pane to select the desired
input node for the ADC to convert. Click Configure ADC to
initiate a write to the ADC configuration register. A register
read must be performed to see the ADC result in the status
register (see Figure 10).
20450-010
Figure 10. AD5423 ADC Configuration Register
UPDATING DIAGNOSTIC RESULTS
The AD5423 has a digital diagnostic results register and an
analog diagnostic results register that contain error flags for the
on-chip digital and analog diagnostic features. Write 1 to the
respective error flags update the error flag status.
To update the digital and analog diagnostic result registers, click
Update and Readback. This button initiates a write of 1 to the
selected checkboxes and then reads back the updated diagnostic
result. Figure 11 shows the digital diagnostic results register.
Figure 12 shows the analog diagnostic results register.
20450-011
Figure 11. AD5423 Digital Diagnostic Results Register
2
0450-012
Figure 12. AD5423 Analog Diagnostic Results Register
EXAMPLE SEQUENCES
There are several example sequences available. Click Example
Sequences and the window shown in Figure 13 opens. To
enable any of the sequences, click the relevant sequence button,
as shown in Figure 14. The sequence runs immediately and the
output changes accordingly. To return to the main window, click
Back to the AD5423.

EVAL-AD5423SDZ Evaluation Board User Guide UG-1554
Rev. 0 | Page 11 of 19
2
0450-013
Figure 13. Example Sequences Window
20450-014
Figure 14. Selecting an Example Sequence

UG-1554 EVAL-AD5423SDZ Evaluation Board User Guide
Rev. 0 | Page 12 of 19
ACE TOOL VIEWS
The ACE software provides additional functionality to the main
view described in this user guide. Open these views from the view
menu item on the application toolbar. ACE features a macro tool, a
register debugger tool, and an events tool.
MACRO TOOL
The macro tool allows commands to be recorded and saved as
an ACE macro file. This feature is useful when sharing macros
with other users to perform the same task multiple times. The
user can import and run an ACE macro file.
REGISTER DEBUGGER TOOL
Use the register debugger tool to perform raw writes to and
reads from the device. The register debugger affects only the
hardware and does not write to the memory map of ACE.
EVENTS TOOL
The events tool view contains a list of errors, warnings, and
information messages generated within the application software.

EVAL-AD5423SDZ Evaluation Board User Guide UG-1554
Rev. 0 | Page 13 of 19
EVALUATION BOARD SCHEMATICS AND ARTWORK
THROUGH-HOLE C_COMP IN GOLD PINS
VF = 1.8V
IF = 2MA
OPTIONAL RC FILTER ON REFOUT
RED
0.1UF
GND
13.7K
GND
AD5423BCPZ
REFGND
0
0.1UF
GND
GND
0.1UF 4.7UF
0.1UF
GND
1K
0.1UF
GND
GNDGND
50V 4.7UF
DNI
REFGND
2.2UF
P5 P4
C10
R1
C12
VLDO
C15
R9
DS1
R5
C13
D2
U2
C14C17
C16 C18
SCLK
C_HART
VLOGIC
AVSS
RSETA
RSETB
REFOUT
SDO
CCOMP
/SYNC
SDI
/RESET
AD0
AVDD1
/LDAC
REFIN
VLOGIC
VI_OUT
VLDO
-VSENSE
AVSS
A
VDD2
/FAULT
AD1
+VSENSE
1 1
1
A
C
A
C
13
12
29
21
14
20
19
16
10
9
6
8
7
32 30
4 1
17
24
PAD
18 15
11 27
25 3
31 2
5
22
23
26
28
IN
IN
IN
IN
IN
IN
IN
IN
OUT
OUT
IN
IN
IN
IN
OUT
IN
OUT
IN
IN
IN
PAD NIC
AVDD1
NIC
VIOUT
+VSENSE
CCOMP
-VSENSE
AVSS
FAULT
AD0
AD1
SYNC
SDI
SCLK
DNC
LDAC
RESET
DGND
SDO
VLOGIC
VLDO
CHART
REFOUT
REFIN
RB
RA
REFGND AGND NIC
AVDD2 AVDD1
NIC
IN
OUT
20450-015
Figure 15. AD5423 Device Schematic

UG-1554 EVAL-AD5423SDZ Evaluation Board User Guide
Rev. 0 | Page 14 of 19
OPTION TO SHORT AVSS TO GND => UNIPOLAR SUPPLY
ZENER CLAMPS VIN TO 15V IF A LARGER VOLTAGE IS APPLIED
VIN = 3V - 15V
REFIN OPTIONS
VLOGIC SOURCE OPTIONS
TERMINAL BLOCK DECOUPLING CAPACITORS
0.1UF
WHTWHTWHT
REFGND
WHT
WHTWHT
REFGND
GND
4.7UF
69157-102 BLK
0.1UF
REFGND
ADR4525BRZ
REFGND
REFGND
GND
RED
RED
RED
1.0UF
0.1UF
69157-102
4.7UF
4.7UF
GND
0
GND
GND
0.1UF
GND
BLK
GND
RED
BLK
0.1UF
REFIN
VLOGIC
JP3
JP1
JP5
GND6GND5GND4GND3GND2
REFOUT
ADR-REF
AVDD2_
AVSS
AVDD1
D1
JP17
R2
JP4
JP2
C11
C9
C8
GND1
AVDD1-AVDD2-SHRT
C4 C7
C5
C6
C3
C2
AVDD2
AVDD1/AVSS
U1
AVSS
GND
AVDD1
AVSS
REFOUT
ADR-REF
VLOGIC
ADR-REF
3.3V_SDP
AVDD2
VLDO
AVDD2
AVDD1
GND
REFIN
AVDD2
1
1
21
21
21
11111
1
1
1
1
1
A
C
21
21
21
1
21
6
28
7 5 3 1 4
IN
IN
NC NC NC NC
VIN
GND
TP
VOUT
OUT
OUT
OUT
IN
OUT
IN
IN
OUT
OUT
IN
20450-016
Figure 16. AD5423 Supplies and Reference Options

EVAL-AD5423SDZ Evaluation Board User Guide UG-1554
Rev. 0 | Page 15 of 19
OPTION TOTIE /LDAC & /RESET PERMANENTLY HIGH/LOW
FLEXIBILITY TO MODIFY EEPROM ADDRESS
SDP DEBUG LED
HARDWARE TIE AD0 & AD1 HIGH/LOW
CENTRE-OFF TOGGLE SWITCH FOR /RESET
OPTION TO DISCONNECT FROMSDP & DRIVE DIGITAL
SIGNALS FROM EXTERNAL SOURCE E.G.PXI
KLBKLBKLBBLK
TSW-107-08-G-D
GND
GND GND
KLBKLBBLK
GND
GND
GND
GND
GNDGND
100K
FX8-120S-SV(21)
0
0
0 0
1K
0
0 0
GND
GND
100K
DNI
24LC32A/SN
DNI
100K
DS3
S1
R14
R28 R29
JP11
SYNC
SDI
SDO
SCLK
LDAC
RESET
FAULT
R16 R17 R21
R25 R24 R23 R22
P2
R27 R26
R18
JP14
JP12
U3
P1
SCLK_SDP SDO_SDP SDI_SDP /SYNC_SDP
LDAC
AD1AD0
VLOGIC VLOGIC
RESET
VLOGIC
SCLK_SDP
/LDAC
/LDAC_SDP
SDO_SDP
SDO
SDI_SDP
SCLK
/FAULT_SDP
/RESET
/RESET_SDP
SDI
VLOGIC
/SYNC
/FAULT
/SYNC_SDP
/LDAC_SDP
3.3V_SDP
3.3V_SDP
/
RESET_SDP
/
FAULT_SDP
3.3V_SDP
CA
3 1
2
3
2
1
14 13 12 11 10
9 8 7 6 5 4 3 2 1
3
2
1
3
2
1
7
4 8
5
6 3 2 1
85 65 116
1 5
6259 7249 7348 87 89
30 29 92
90
32 88 31 91 38 37 39
84 83
34 33
82 64
35 41 80 42 79 57 60
10021 99
26 95 27
7 114 8 113 9 112
10 111
110
12 13 108 14 107 15 106 16 105 18 103 19 102 20 101 22
94
24 97 25 96
120 119 70 68 67 6655
54 53 51 50
2
7447 7645 7744 7843 118 117 115 109 104 98 93 86 81 75 69 6358
52 46 40 36 28 23 17 11
6 4 3
56
71 61
IN
OUT OUT
IN
OUT
IN IN
OUT
IN
OUT OUT
IN
OUT
IN
IN
OUT OUT
IN
OUT OUT OUT
BA
BA
IN
OUT
IN
SPI_SEL_A_N
CLKOUT
NC NC
GND GND
VIO(+3.3V)
GND
PAR_D22 PAR_D20 PAR_D18 PAR_D16 PAR_D15
GND
PAR_D12 PAR_D10
PAR_D8 PAR_D6
GND
PAR_D4 PAR_D2 PAR_D0
PAR_WR_N
PAR_INT
GND
PAR_A2 PAR_A0
PAR_FS2
PAR_CLK
GND
SPORT_RSCLK
SPORT_DR0 SPORT_RFS
SPORT_TFS SPORT_DT0
SPORT_TSCLK
GND
SPI_MOSI SPI_MISO
SPI_CLK
GND
SDA_0
SCL_0 GPIO1 GPIO3 GPIO5
GND
GPIO7
TMR_B
TMR_D
NC
GND
NC NC NC
WAKE_N
SLEEP_N
GND
UART_TX
BMODE1RESET_IN_N
UART_RX GND RESET_OUT_N EEPROM_A0 NC NC NC GND NC NC TMR_C TMR_A GPIO6 GND GPIO4 GPIO2 GPIO0 SCL_1 SDA_1 GND SPI_SEL1/SPI_SS_N SPI_SEL_C_N SPI_SEL_B_N GND SERIAL_INT SPI_D3 SPI_D2 SPORT_DT1 SPORT_DR1 SPORT_TDV1 SPORT_TDV0 GND PAR_FS1 PAR_FS3 PAR_A1 PAR_A3 GND PAR_CS_N PAR_RD_N PAR_D1 PAR_D3 PAR_D5 GND PAR_D7 PAR_D9 PAR_D11 PAR_D13 PAR_D14 GND PAR_D17 PAR_D19 PAR_D21 PAR_D23 GND USB_VBUS GND GND NC VIN
OUT
IN
OUT
IN
VCC
WP SCL SDA
VSS
A2 A1 A0
IN
OUT
IN
OUT
BA
20450-017
Figure 17. SDP-S Board Connections, Address Pins, LDAC and RESET Pins

UG-1554 EVAL-AD5423SDZ Evaluation Board User Guide
Rev. 0 | Page 16 of 19
THROUGH-HOLE LOAD RESISOR
OPTION IN GOLD PINS
THROUGH-HOLE COMPONENTS USED FOR SERIES RESISTORS
PLACEHOLDER TO EXPERIMENT WITH SETTLING TIME C_HART
RETURN
+VSENSE
VI_OUT
-VSENSE
GND
GND
BLK
BLK
BLK
1K
1K
10
BLK BLK
0.047UF
0.15UF
DNI
0.1UF
GND
1727049
P9
P8
P7
P6
C_HART
-VSENSE
+VSENSE
VIOUT VIOUT_TERMINAL
C24
P3
C25
C26
JP10
JP8
R13
R11
R10
C_HART
-
VSENSE
VI_OUT
+VSENSE
1
1
1
1
1
1
1
11
5
4
3
2
1
21
21
OUT
OUT
OUT
IN
20450-018
Figure 18. AD5423 Output Stage
20450-019
Figure 19. EVAL-AD5423SDZ Silkscreen, Primary

EVAL-AD5423SDZ Evaluation Board User Guide UG-1554
Rev. 0 | Page 17 of 19
20450-020
Figure 20. EVAL-AD5423SDZ Layer 1, Primary
20450-021
Figure 21. EVAL-AD5423SDZ Layer 2 and Layer 3
20450-022
Figure 22. EVAL-AD5423SDZ Layer 4, Secondary

UG-1554 EVAL-AD5423SDZ Evaluation Board User Guide
Rev. 0 | Page 18 of 19
ORDERING INFORMATION
BILL OF MATERIALS
Table 5. Bill of Materials
Reference Designator Description Manufacturer Part Number
+VSENSE, −VSENSE, ADR-REF,
C_HART, FAULT, LDAC, REFIN,
REFOUT, RESET, SCLK, SDI,
SDO, SYNC, VIOUT,
VIOUT_TERMINAL
Connectors, printed circuit board (PCB), test, point
black
Vero Technologies 20-2137
AVDD1, AVDD2, AVSS, VLDO,
VLOGIC
Connectors, PCB, test, point red Keystone
Electronics
5000
AVDD1-AVDD2-SHRT, JP1, JP2,
JP3, JP4, JP5, JP8, JP10, JP17
Connectors, PCB, jumper, male, 2-pin,1X M000385 Amphenol FCI 69157-102
AVDD1 and AVSS Phoenix Contact 1727023
AVDD2 Phoenix Contact 1727010
C9, C11 KEMET C0603C104K4RAC
C12, C13, C14, C15, C16 TDK CGA2B3X7R1H104K050BB
C2, C3, C4, C17, C18 Murata GRM31CR71H475KA12L
C25 AVX 12065C154KAT2A
C26 AVX 12065C473JAT2A
C5, C6, C7 AVX 08055C104JAT2A
C8 Yageo CC1206KKX7R9BB105
C10 Murata GCM188R70J225KE22D
C24 KEMET C0603C104K4RAC
D1
Connectors, PCB terminal block, 3-position
Connector, PCB terminal block, 2-position, green
Ceramic capacitors, 0603, X7R
Ceramic capacitors, X7R
Ceramic capacitors, X7R, general-purpose
Ceramic capacitor, X7R, 1206
Ceramic capacitor, X7R, 1206
Ceramic capacitors, X7R
Ceramic capacitor, X7R, general-purpose
Ceramic capacitor, X7R
Ceramic capacitor 0603 X7R
Diode, Zener, voltage regulator NXP
Semiconductors
BZX585-C15
D2 Diode, Schottky, small signal ST Microelectronics BAT54KFILM
DS1 LED, surface mount diode (SMD), 0603, red Vishay TLMS1000-GS08
DS3 LED, SMD, 0603, green Lumex SML-LX0603GW-TR
GND1, GND2, GND3, GND4,
GND5, GND6
Connectors, PCB, test point, white Keystone
Electronics
5002
JP11, JP12, JP14 Connectors, PCB, 3-position male header, unshrouded,
single-row, 2.54 mm pitch, 3 mm solder tail
Harwin M20-9990345
P1 Connector, PCB, vertical type for SDP breakout board HRS FX8-120S-SV(21)
P2 Connector, PCB header, male, 14-position Samtec TSW-107-08-G-D
P3 Connector, PCB, terminal block, 5-position, green Phoenix Contact 1727049
P4, P5, P6, P7, P8, P9 Connectors, PCB, pin socket Vero Technologies 66-3472
R1, R2, R16, R17, R21, R22, R23,
R24, R25
Resistor films, SMD, 0603 Multicomp (SPC) MC0603WG00000T5E-TC
R10, R13 Thick film, chip, resistors Multicomp (SPC) MC0063W060311K
R11 Thick film, chip, precision resistor Panasonic ERJ-6ENF10R0V
R5, R14 Thick film, chip, resistors Vishay CRCW06031K00FKEAHP
R18, R27, R28 Thick film, chip, resistors Multicomp (SPC) MC 0.063W 0603 1% 100K
R9 Thin film, chip, resistor TE Connectivity RN73C1J13K7BTG
R26, R29 Thick film chip resistors Multicomp (SPC) MC 0.063W 0603 1% 100K
S1 Switch, tiny, washable toggle switches Apem
Components
TL39P0050
U1 Analog Devices, IC, ultralow noise, high accuracy
voltage reference
Analog Devices ADR4525BRZ
U2 Analog Devices, IC, single channel, 16-bit current or
voltage output DAC with highway addressable
remote transducer (HART) connectivity
Analog Devices AD5423BCPZ-RL7
U3 IC, 32-kb serial EEPROM Microchip
Technology
24LC32A/SN

EVAL-AD5423SDZ Evaluation Board User Guide UG-1554
Rev. 0 | Page 19 of 19
NOTES
ESD Caution
ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection
circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.
Legal Terms and Conditions
By using the evaluation board discussed herein (together with any tools, components documentation or support materials, the “Evaluation Board”), you are agreeing to be bound by the terms and conditions
set forth below (“Agreement”) unless you have purchased the Evaluation Board, in which case the Analog Devices Standard Terms and Conditions of Sale shall govern. Do not use the Evaluation Board until you
have read and agreed to the Agreement. Your use of the Evaluation Board shall signify your acceptance of the Agreement. This Agreement is made by and between you (“Customer”) and Analog Devices, Inc.
(“ADI”), with its principal place of business at One Technology Way, Norwood, MA 02062, USA. Subject to the terms and conditions of the Agreement, ADI hereby grants to Customer a free, limited, personal,
temporary, non-exclusive, non-sublicensable, non-transferable license to use the Evaluation Board FOR EVALUATION PURPOSES ONLY. Customer understands and agrees that the Evaluation Board is provided
for the sole and exclusive purpose referenced above, and agrees not to use the Evaluation Board for any other purpose. Furthermore, the license granted is expressly made subject to the following additional
limitations: Customer shall not (i) rent, lease, display, sell, transfer, assign, sublicense, or distribute the Evaluation Board; and (ii) permit any Third Party to access the Evaluation Board. As used herein, the term
“Third Party” includes any entity other than ADI, Customer, their employees, affiliates and in-house consultants. The Evaluation Board is NOT sold to Customer; all rights not expressly granted herein, including
ownership of the Evaluation Board, are reserved by ADI. CONFIDENTIALITY. This Agreement and the Evaluation Board shall all be considered the confidential and proprietary information of ADI. Customer may
not disclose or transfer any portion of the Evaluation Board to any other party for any reason. Upon discontinuation of use of the Evaluation Board or termination of this Agreement, Customer agrees to
promptly return the Evaluation Board to ADI. ADDITIONAL RESTRICTIONS. Customer may not disassemble, decompile or reverse engineer chips on the Evaluation Board. Customer shall inform ADI of any
occurred damages or any modifications or alterations it makes to the Evaluation Board, including but not limited to soldering or any other activity that affects the material content of the Evaluation Board.
Modifications to the Evaluation Board must comply with applicable law, including but not limited to the RoHS Directive. TERMINATION. ADI may terminate this Agreement at any time upon giving written notice
to Customer. Customer agrees to return to ADI the Evaluation Board at that time. LIMITATION OF LIABILITY. THE EVALUATION BOARD PROVIDED HEREUNDER IS PROVIDED “AS IS” AND ADI MAKES NO
WARRANTIES OR REPRESENTATIONS OF ANY KIND WITH RESPECT TO IT. ADI SPECIFICALLY DISCLAIMS ANY REPRESENTATIONS, ENDORSEMENTS, GUARANTEES, OR WARRANTIES, EXPRESS OR IMPLIED, RELATED
TO THE EVALUATION BOARD INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, TITLE, FITNESS FOR A PARTICULAR PURPOSE OR NONINFRINGEMENT OF INTELLECTUAL
PROPERTY RIGHTS. IN NO EVENT WILL ADI AND ITS LICENSORS BE LIABLE FOR ANY INCIDENTAL, SPECIAL, INDIRECT, OR CONSEQUENTIAL DAMAGES RESULTING FROM CUSTOMER’S POSSESSION OR USE OF
THE EVALUATION BOARD, INCLUDING BUT NOT LIMITED TO LOST PROFITS, DELAY COSTS, LABOR COSTS OR LOSS OF GOODWILL. ADI’S TOTAL LIABILITY FROM ANY AND ALL CAUSES SHALL BE LIMITEDTO THE
AMOUNT OF ONE HUNDRED US DOLLARS ($100.00). EXPORT. Customer agrees that it will not directly or indirectly export the Evaluation Board to another country, and that it will comply with all applicable
United States federal laws and regulations relating to exports. GOVERNING LAW. This Agreement shall be governed by and construed in accordance with the substantive laws of the Commonwealth of
Massachusetts (excluding conflict of law rules). Any legal action regarding this Agreement will be heard in the state or federal courts having jurisdiction in Suffolk County, Massachusetts, and Customer hereby
submits to the personal jurisdiction and venue of such courts. The United Nations Convention on Contracts for the International Sale of Goods shall not apply to this Agreement and is expressly disclaimed.
©2019 Analog Devices, Inc. All rights reserved. Trademarks and
registered trademarks are the property of their respective owners.
UG20450-0-5/19(0)