
7. CIRCUIT DESCRIPTIONS
MAIN CIRCUIT DESCRIPTIONS
The EX-800 is intended to be an expander unit for connec-
tion to synthesizers, sequencers, or other equipment that
has a MlDl output. lt is essentially the POLY-800 without a
keybord. However, there are some differences in the MlDl
functions, as detailed in the MlDl IMPLEMENTATION
notes.
The memory backup system is also different. The EX-800
employs an internal lithium battery to protect data in its
memory. The life of this battery is about five years and it
should be replaced after that time has elapsed.
For check and adjustment of the EX-800 please refer to the
PO LY-800 service manual.
Below are simple descriptions of each circuit block.
Refer to circuit diagram for number.
1) Tape interface input circuit:
Consists of amplifier and comparator. When command is
executed, data on this line is input to the CPU accumu-
lator's 7th bit.
2) CPU:
A CMOS 8-bit microprocessor lC24 (80C8b) featuring low
power consumption. Virtually all POLY-800 functions are
handled by this CPU.
3) Reset circuit:
lC40 (PST518) is a 3-pin lC used for reset. lt generates an
initial reset voltage of about 4.2V.
4) Sequencer tempo clock oscillator circuit
The tempo circuit includes lC28 (TC40H074) and 112 ot
lC36 (which is 1 12 of aTL072).
The tempo control is connected to CN2 pin 1 providing
lOHzt2O% at the knob's 0 position and 100H2!2UÄ at the
10 position for CPU interrupts. lf this circuit fails, then
there will be no sound f rom the sequencer section.
5) lnterrupt oscillator circuit:
This oscillator cycle is used for the EG, MG, LED displays,
and S/H time division processing. Oscillator frequency is
24OOHz-3600H2. lnterrupt order is by priority. lf this
circuit fails, EG operation and LED indication may become
erratic.
6) Address Decoder:
TTL circuit decodes addresses for RAM and other lCs.
7) ROM (8192 words x Sbit PROM)
8) RAM (2048 words x Sbit static RAM)
9) Address latch:
lC latches according to CPU ALE (Address Latch Enable)
terminal output signal since CPU uses address LSB Sbits
together with data bus Sbit input.
10) Peripheral l/O:
PA, PB, and PC ports are all used for output. The internal
timer is used f or the interface lC26 (63850) reference clock.
The CPU 3MHz clock frequency is divided by 6 to obtain
500kHz. RAM is used for the prograrn n'orking area.
11) LED display drive circuit:
lC30 (8A618) and lC31 (f\/l54513) form a 6 x 8 matrix for
time sharing indication by the panel's 7-segment LED
d isplay.
12) 8-bit D 'A converter:
Uses CMOS noninverting buffer lC32 (HD14050or "4050"),
and BRg (RKM10L253F or "BR9") a lGpin (R=25kohm)
R-2R ladder resistor in D A converter rvith output of 0V-
4V.
13) External DC power supply ripple filter:
Diode D2 is used to protect the circuit in case of reverse AC
adapter polarity.
14) LED display power supply:
Circuit is designed so that LEDs become dim when battery
voltage drops below rated level. (about 6V)
1 5) +5V power supply:
This circuit design is employed because it maintains normal
operation up until just before the batteries drop below
rated voltage of Volts (about 6V)
1 6) -5V power supply:
A type of DC-DC converter.
18) A/D converter comparator.
19) Master oscillator:
Varactor VC1 and coil KL-003 are used in the oscillator
circuit. This generates a frequency of about ZMHz at the
tune knob's center position. This is divided down (to about
1N4Hz) to sucply:he TG. rCL1, CL2)
Bend and vibrato co:rtrol .oltages are D A converted by
lC35 (3404i and aooliec :o :he oscillator.
20) EG S H c:rcJ ::
EG values calculaieC D'., :he CPU a.e output by time sharing
and input to the TG.
LED diodes for r3€r .o c: ar::-?'€:o smooth the stepped
trans ition.
21) Keyboard pans si., :c. -3,-i 3 'cJ ::
A I x 8 matr,x sfcr*3c !", )-i-C5. rC34 (TC40H138), and
outputs åS r.r,€ 3s 3"-i3,-1 j'3,,- ;*3 COr-lOarator in circuit
diagra'n t 18,"
f,
d
il
u
-14-
,