LG 50PJ350 User manual

PLASMA TV
SERVICE MANUAL
CAUTION
BEFORE SERVICING THE CHASSIS,
READ THE SAFETY PRECAUTIONS IN THIS MANUAL.
CHASSIS : PB02A
MODEL : 50PJ350 50PJ350-SA
North/Latin A erica http://aic.lgservice.co
Europe/Africa http://eic.lgservice.co
Asia/Oceania http://biz.lgservice.co
Internal Use Only
Printed in Korea
P/NO : MFL63140202(1004-REV00)

- 2 - LGE Internal Use OnlyCopyright ©2010 LG Electronics Inc. All rights reserved.
Only or training and service purposes
CONTENTS
CONTENTS ............................................................................................................................... 2
SAFETY PRECAUTIONS ...........................................................................................................3
SPECIFICATION.........................................................................................................................4
ADJUSTMENT INSTRUCTION ..................................................................................................8
BLOCK DIAGRAM ...................................................................................................................15
EXPLODED VIEW ...................................................................................................................1
SVC. SHEET ................................................................................................................................

- 3 - LGE Internal Use OnlyCopyright ©2010 LG Electronics Inc. All rights reserved.
Only or training and service purposes
SAFETY PRECAUTIONS
Many electrical and mechanical parts in this chassis have special sa ety-related characteristics. These parts are identi ied by in
the Schematic Diagram and Exploded View.
It is essential that these special sa ety parts should be replaced with the same components as recommended in this manual to
prevent X-RADIATION, Shock, Fire, or other Hazards.
Do not modi y the original design without permission o manu acturer.
General Guidance
An isolation Transformer should always be used during the
servicing o a receiver whose chassis is not isolated rom the AC
power line. Use a trans ormer o adequate power rating as this
protects the technician rom accidents resulting in personal injury
rom electrical shocks.
It will also protect the receiver and it's components rom being
damaged by accidental shorts o the circuitry that may be
inadvertently introduced during the service operation.
I any use (or Fusible Resistor) in this monitor is blown, replace it
with the speci ied.
When replacing a high wattage resistor (Oxide Metal Film
Resistor, over 1W), keep the resistor 10mm away rom PCB.
Keep wires away rom high voltage or high temperature parts.
Due to high vacuum and large sur ace area o picture tube,
extreme care should be used in handling the Picture Tube.
Do not li t the Picture tube by it's Neck.
Leakage Current Cold Check(Antenna Cold Check)
With the instrument AC plug removed rom AC source, connect
an electrical jumper across the two AC plug prongs. Place the
AC switch in the on position, connect one lead o ohm-meter to
the AC plug prongs tied together and touch other ohm-meter
lead in turn to each exposed metallic parts such as antenna
terminals, phone jacks, etc.
I the exposed metallic part has a return path to the chassis, the
measured resistance should be between 1MΩ and 5.2MΩ.
When the exposed metal has no return path to the chassis the
reading must be in inite.
An other abnormality exists that must be corrected be ore the
receiver is returned to the customer.
Leakage Current Hot Check (See below Figure)
Plug the AC cord directly into the AC outlet.
Do not use a line Isolation Transformer during this check.
Connect 1.5K/10watt resistor in parallel with a 0.15uF capacitor
between a known good earth ground (Water Pipe, Conduit, etc.)
and the exposed metallic parts.
Measure the AC voltage across the resistor using AC voltmeter
with 1000 ohms/volt or more sensitivity.
Reverse plug the AC cord into the AC outlet and repeat AC
voltage measurements or each exposed metallic part. Any
voltage measured must not exceed 0.75 volt RMS which is
corresponds to 0.5mA.
In case any measurement is out o the limits speci ied, there is
possibility o shock hazard and the set must be checked and
repaired be ore it is returned to the customer.
Leakage Current Hot Check circuit
1.5 Kohm/10W
To Instrument's
exposed
METALLIC PARTS
Good Earth Ground
such as WATER PIPE,
CONDUIT etc.
AC Volt-meter
IMPORTANT SAFETY NOTICE
0.15uF

- 4 - LGE Internal Use OnlyCopyright ©2010 LG Electronics Inc. All rights reserve .
Only for training an service purposes
SPECIFICATIONS
NOTE : Specifications an others are subject to change without notice for improvement .
1. Application Range
(1) This spec sheet is applie all of PDP TV with PB02A chassis.
2. Specification
Each part is teste as below without special appointment.
(1) Temperature : 25 °C ± 5 °C (77 °F ± 9 °F), CST : 40 °C ± 5 °C
(2) Relative Humi ity : 65 % ± 10 %
(3) Power Voltage : Stan ar input voltage (100 V - 240 V ~ 50 / 60 Hz)
* Stan ar Voltage of each pro uct is marke by mo els
(4) Specification an performance of each parts are followe each rawing an specification by part number in accor ance with
BOM.
(5) The receiver must be operate for about 5 minutes prior to the a justment.
3. Test Method
(1) Performance : LGE TV test metho followe .
(2) Deman e other specification
Safety : UL, CSA, IEC specification, CE
EMC : FCC, ICES, IEC specification, CE
Mo el Name Market Bran
50PJ350-SA Brazil LG
Mo el Name Market Appliance
50PJ350-SA Brazil Safety : IEC/EN60065

- 5 - LGE Internal Use OnlyCopyright ©2010 LG Electronics Inc. All rights reserve .
Only for training an service purposes
. General Specification
No Item Specification Remark
1. Receiving System 1) SBTVD / NTSC / PAL-M / PAL-N
2. Available Channel 1) VHF : 02~13
2) UHF : 14~69
3) DTV : 07-69 (VHF high/UHF)
4) CATV : 02~135
3. Input Voltage 1)AC 100 ~ 240V 50/60Hz
4. Market BRAZIL
5. Screen Size 127 cm (50 inch) Wi e(1365 X 768) 50PJ350-SA, 50PJ250-SA
106 cm (42 inch) Wi e(1024 X 768) 42PJ350-SA, 42PJ250-SA
42PJ230-SB
6. Aspect Ratio 16:9
7. Tuning System FS
8. Mo ule PDP50T1#### (1365 X 768) 50PJ350-SA, 50PJ250-SA
PDP42T1#### (1024 X 768) 42PJ350-SA, 42PJ250-SA
42PJ230-SB
9. Operating Environment 1) Temp : 0 eg ~ 40 eg
2) Humi ity : ~ 80 %
10. Storage Environment 1)Temp : -20 eg ~ 60 eg
2) Humi ity : 0 ~ 90 %

- 6 - LGE Internal Use OnlyCopyright ©2010 LG Electronics Inc. All rights reserve .
Only for training an service purposes
No Resolution H-freq(kHz) V-freq.(Hz) Pixel clock(MHz) Propose
PC DDC
1. 640*350 31.468 70.09 25.17 EGA X
2. 720*400 31.469 70.08 28.32 DOS 0
3. 640*480 31.469 59.94 25.17 VESA(VGA) 0
4. 800*600 37.879 60.31 40.00 VESA(SVGA) 0
5. 1024*768 48.363 60.00 65.00 VESA(XGA) 0
6. 1280*768 47.776 59.870 79.5 CVT(WXGA) 0
7. 1360*768 47.712 60.015 85.50 VESA (WXGA) 0
8. 1280*1024 63.981 60.020 108.00 VESA (SXGA) 0
9. 1600*1200 75.00 60.00 162 VESA (UXGA) 0
10 1920*1080 67.5 60 148.5 HDTV 1080P 0
6. RGB Input (PC)
No Resolution H-freq(kHz) V-freq.(Hz) Pixel clock(MHz) Propose
1. 720*480 15.73 60 13.5135 SDTV ,DVD 480I
2. 720*480 15.73 59.94 13.5 SDTV ,DVD 480I
3. 720*480 31.50 60 27.027 SDTV 480P
4. 720*480 31.47 59.94 27.0 SDTV 480P
5. 1280*720 45.00 60.00 74.25 HDTV 720P
6. 1280*720 44.96 59.94 74.176 HDTV 720P
7. 1920*1080 33.75 60.00 74.25 HDTV 1080I
8. 1920*1080 33.72 59.94 74.176 HDTV 1080I
9. 1920*1080 67.50 60 148.50 HDTV 1080P
10. 1920*1080 67.432 59.94 148.352 HDTV 1080P
11. 1920*1080 27.00 24.00 74.25 HDTV 1080P
12. 1920*1080 26.97 23.976 74.176 HDTV 1080P
13. 1920*1080 33.75 30.00 74.25 HDTV 1080P
14. 1920*1080 33.71 29.97 74.176 HDTV 1080P
5. Component Input (Y, CB/PB, CR/PR)

- 7 - LGE Internal Use OnlyCopyright ©2010 LG Electronics Inc. All rights reserve .
Only for training an service purposes
No Resolution H-freq(kHz) V-freq.(Hz) Pixel clock(MHz) Propose
PC DDC
1 640*350 31.468 70.09 25.17 EGA X
2 720*400 31.469 70.08 28.32 DOS 0
3 640*480 31.469 59.94 25.17 VESA(VGA) 0
4 800*600 37.879 60.31 40.00 VESA(SVGA) 0
5 1024*768 48.363 60.00 65.00 VESA(XGA) 0
6 1280*768 47.776 59.870 79.5 CVT(WXGA) 0
7 1360*768 47.712 60.015 85.50 VESA (WXGA) 0
8 1280*1024 63.981 60.020 108.00 VESA (SXGA) 0
9 1600*1200 75.00 60.00 162 VESA (UXGA) 0
10 1920*1080 67.5 60 148.5 HDTV 1080P 0
DTV
1 720*480 31.50 60 27.027 SDTV 480P
2 720*480 31.47 59.94 27.00 SDTV 480P
3 1280*720 45.00 60.00 74.25 HDTV 720P
4 1280*720 44.96 59.94 74.176 HDTV 720P
5 1920*1080 33.75 60.00 74.25 HDTV 1080I
6 1920*1080 33.72 59.94 74.176 HDTV 1080I
7 1920*1080 67.50 60 148.50 HDTV 1080P
8 1920*1080 67.432 59.94 148.352 HDTV 1080P
9 1920*1080 27.00 24.00 74.25 HDTV 1080P
10 1920*1080 26.97 23.976 74.176 HDTV 1080P
11 1920*1080 33.75 30.00 74.25 HDTV 1080P
12 1920*1080 33.71 29.97 74.176 HDTV 1080P
7. HDMI Input(PC/DTV)

- 8 - LGE Internal Use OnlyCopyright ©2010 LG Electronics Inc. All rights reserved.
Only or training and service purposes
ADJUSTMENT INSTRUCTION
1. Application Range
This spec. sheet applies to PB02A Chassis applied PDP TV
all models manu actured in TV actory.
2. Specification
(1) Because this is not a hot chassis, it is not necessary to use
an isolation trans ormer. However, the use o isolation
trans ormer will help protect test instrument.
(2) Adjustment must be done in the correct order. But it is
lexible when its actory local problem occurs.
(3) The adjustment must be per ormed in the circumstance o
25 cC ± 5 cC o temperature and 65 % ± 10 % o relative
humidity i there is no speci ic designation.
(4) The input voltage o the receiver must keep 100 V - 240 V,
50 / 60 Hz.
(5) Be ore adjustment, execute Heat-Run or 5 minutes.
VA ter Receive 100% Full white pattern (06CH) then
process Heat-run
(or “8. Test pattern” condition o Ez-Adjust status)
VHow to make set white pattern
1) Press Power ON button o Service Remocon
2) Press ADJ button o Service remocon. Select “10.
Test pattern” and, a ter select “White” using
navigation button, and then you can see 100% Full
White pattern.
* In this status you can maintain Heat-Run useless any
pattern generator
* Notice: i you maintain one picture over 20 minutes
(Especially sharp distinction black with white pattern –
13Ch, or Cross hatch pattern – 09Ch) then it can
appear image stick near black level.
3. Adjustment items
3-1. PCB Assembly adjustment
(1) Adjust 480i Comp1
(2) Adjust 1080p Comp1/RGB
- I it is necessary, it can adjustment at Manu acture Line
- You can see set adjustment status at “9. ADJUST
CHECK” o the “In-start menu”
3-2. Set Assembly Adjustment
(1) EDID (The Extended Display Identi ication Data )
(2) Color Temperature (White Balance) Adjustment
(3) Make sure RS-232C control
(4) Selection Factory output option
4. PCB Assembly Adjustment
4-1. Using RS-232C
- Adjust 3 items at 3-1 PCB assembly adjustments
“ (3) Adjustment sequence” one a ter the order.
(1) Adjustment protocol
(2) Necessary items be ore Adjustment items
OPattern Generator : (MSPG-925FA)
OAdjust 480i Comp1
(MSPG-925FA:model :209, pattern :65) – Comp1 Mode
OAdjust 1080p Comp1
(MSPG-925FA:model :225 , pattern :65) – Comp1 Mode
OAddjust RGB (MSPG-925FA:model :225 , pattern :65)
– RGB-PC Mode
* I you want more in ormation then see the below Adjustment
method (Factory Adjustment)
(3) Adjustment sequence
Oaa 00 00: Enter the ADC Adjustment mode.
Oxb 00 40: Change the mode to Component1 (No actions)
Oad 00 10: Adjust 480i Comp
Oad 00 10: Adjust 1080p comp
Oxb 00 60: Change to RGB-PC mode(No action)
Oad 00 10: Adjust 1080p RGB
Oxb 00 90: Endo o Adjustmennt
< See ADC Adjustment RS232C Protocol_Ver1.0 >

5. Factory Adjustment
-> PB02A : USE INTERNAL ADC(S7) : using internal pattern.
5-1. Auto Adjust Component
480i/1080p RGB 1080p
(1) Summary : Adjustment component 480i/1080i and RGB
1080p is Gain and Black level setting at Analog
to Digital converter, and compensate the RGB
deviation
(2) Using instrument
1) Adjustment remocon, 801GF(802B, 802F, 802R) or
MSPG925FA pattern generator
(It can output 480i/1080i horizontal 100 % color bar
pattern signal, and its output level must setting
0.7 V ± 0.1 V p-p correctly)
* You must make it sure its resolution and pattern cause every
instrument can have di erent setting
2) Adjustment method 480i Comp1, Adjust 1080p
Comp1/RGB (Factory adjustment)
O ADC 480i Component1 adjustment -
- Check connection o Component1
- MSPG-925FA Ë Model: 209, Pattern 65
OSet Component 480i mode and 100% Horizontal
Color Bar Pattern(HozTV31Bar), then set TV set to
Component1 mode and its screen to “NORMAL”
OADC 1080p Component1 / RGB adjustment
- Check connection both o Component1 and RGB
- MSPG-925FA Ë Model: 225, Pattern 65
OSet Component 1080p mode and 100% Horizontal
Color Bar Pattern(HozTV31Bar), then set TV set to
Component1 mode and its screen to “NORMAL”
OA ter get each the signal, wait more a second and
enter the “IN-START” with press IN-START key o
Service remocon. A ter then select “7. External ADC”
with navigator button and press “Enter”.
OA ter Then Press key o Service remocon “Right
Arrow(VOL+)”
OYou can see “ADC Component1 Success”
OComponent1 1080p, RGB 1080p Adjust is same
method.
OComponent 1080p Adjustment in Component1 input
mode
ORGB 1080p adjustment in RGB input mode
OI you success RGB 1080p Adjust. You can see “ADC
RGB-DTV Success”
Caution : Set Volume 0 a ter adjustment
5-2. Use Internal ADC(S7)
- ADJ(EZ ADJUST) -> 6.ADC Calibration -> ADC
Calibration(START)
5-3. EDID(The Extended Display
Identification Data) / DDC(Display Data
Channel) download
(1) Summary
1) It is established in VESA, or communication between
PC and Monitor without order rom user or building user
condition. It helps to make easily use realize “Plug and
Play” unction.
2) For EDID data write, we use DDC2B protocol.
5-4. Auto Download
(1) A ter enter Service Mode by pushing “ADJ” key,
(2) Enter EDID D/L mode.
(3) Enter “START” by pushing “OK” key.
Caution
- Never connect HDMI & D-sub Cable when the user
downloading .
- Use the proper cables below or EDID Writing.
- 9 - LGE Internal Use OnlyCopyright ©2010 LG Electronics Inc. All rights reserved.
Only or training and service purposes
< Adjustment pattern : 480i / 1080p 60Hz Pattern >

* Edid data and Model option download(RS232)
5-5. Manual Download
(1) Write HDMI EDID data
1) Using instruments
- Jig. (PC Serial to D-Sub connection) or PC, DDC
adjustment.
- S/W or DDC recording (EDID data write and read)
- D-sub jack
- Additional HDMI cable connection Jig.
2) Preparing and setting.
- Set instruments and Jig. Like pic.5), then turn on PC
and Jig.
- Operate DDC write S/W (EDID write & read)
- It will operate in the DOS mode.
- EDID data (Model name = LG TV)
- 2010 EDID DATA CHECK SUM.
- 10 - LGE Internal Use OnlyCopyright ©2010 LG Electronics Inc. All rights reserved.
Only or training and service purposes
BLOCK(0) BLOCK(1)
HD HDMI1 3B 2C
HDMI2 3B 1C
HDMI3 3B 0C
RGB A3 25
FHD HDMI1 3B 2C
HDMI2 3B 1C
HDMI3 3B 0C
HDMI4 3B FC
RGB A3 25
< For write EDID data, setting Jig and another instruments >

* See Working Guide i you want more in ormation about EDID
communication.
5- . Adjustment Color Temperature
(White balance)
(1) Using Instruments
1) Color Analyzer: CA-210 (CH 9)
- Using LCD color temperature, Color Analyzer (CA-
210) must use CH 9, which Matrix compensated
(White, Red, Green, Blue compensation) with CS-
2100. See the Coordination bellowed one.
2) Auto-adjustment Equipment (It needs when Auto-
adjustment – It is availed communicate with RS-232C :
Baud rate: 115200)
3) Video Signal Generator MSPG-925F 720p, 216Gray
(Model: 217, Pattern 78)
(2) Connection Diagram (Auto Adjustment)
1) Using Inner Pattern
2) Using HDMI input
(3) White Balance Adjustment
- I you can’t adjust with inner pattern, then you can adjust
it using HDMI pattern. You can select option at “Ez-Adjust
Menu – 7. White Balance” there items “NONE, INNER,
HDMI”. It is normally setting at inner basically. I you can’t
adjust using inner pattern you can select HDMI item, and
you can adjust.
- In manual Adjust case, i you press ADJ button o service
remocon, and enter “Ez-Adjust Menu – 7. White Balance”,
then automatically inner pattern operates. (In case o
“Inner” originally “Test-Pattern. On” will be selected in The
“Test-Pattern. On/O ”.
OConnect all cables and equipments like Pic.5)
OSet Baud Rate o RS-232C to 115200. It may set
115200 orignally.
OConnect RS-232C cable to set
OConnect HDMI cable to set
V RS-232C COMMAND(Commonly apply)
O wb 00 00”: Start Auto-adjustment o white balance.
O“wb 00 10”: Start Gain Adjustment (Inner pattern)
O“jb 00 c0” :
O…
O“wb 00 1 ”: End o Adjustment
* I it needs, o set adjustment (wb 00 20-start, wb 00 2 -
end)
O“wb 00 ”: End o white balance adjustment (inner
pattern disappear)
- 11 - LGE Internal Use OnlyCopyright ©2010 LG Electronics Inc. All rights reserved.
Only or training and service purposes
RS-232C COMMAND
[CMD ID DATA] Meaning
wb 00 00 White Balance adjustment start.
wb 00 10 Start o adjust gain
(Inner white pattern)
wb 00 1 End o gain adjust
wb 00 20 Start o o set adjust
(Inner white pattern)
wb 00 2 End o o set adjust
wb 00 End o White Balance adjust
(Inner pattern disappeared)
< Connection Diagram or Adjustment White balance >

V Adjustment Mapping in ormation
OWhen Color temperature (White balance) Adjustment
(Automatically)
- Press “Power only key” o service remocon and
operate automatically adjustment.
- Set BaudRate to 115200.
OYou must start “wb 00 00” and inish it “wb 00 ”.
OI it needs, then adjustment “O set”.
(4) White Balance Adjustment (Manual adjustment)
1) Test Equipment: CA-210
- Using PDP color temperature, Color Analyzer (CA-
210) must use CH 10, which Matrix compensated
(White, Red, Green, Blue compensation) with CS-
2100. See the Coordination bellowed one.
2) Manual adjustment sequence is like bellowed one.
- Turn to “Ez-Adjust” mode with press ADJ button o
service remocon.
- Select “10.Test Pattern” with CH+/- button and press
enter. Then set will go on Heat-run mode. Over 30
minutes set let on Heat-run mode.
- Let CA-210 to zero calibration and must has gap more
10cm rom center o PDP module when adjustment.
- Press “ADJ” button o service remocon and select
“7.White-Balance” in “Ez-Adjust” then press “G” button
o navigation key. (When press “G” button then set will
go to ull white mode)
- Adjust at three mode (Cool, Medium, Warm)
- I “cool” mode
Let B-Gain to 192 and R, G, B-Cut to 64 and then
control R, G gain adjustment High Light adjustment.
- I “Medium” and “Warm” mode Let R-Gain to 192 and
R, G, B-Cut to 64 and then control G, B gain
adjustment High Light adjustment.
- All o the three mode
Let R-Gain to 192 and R, G, B-Cut to 64 and then
control G, B gain adjustment High Light adjustment.
- With volume button (+/-) you can adjust.
- A ter all adjustment inished, with Enter (_ key) turn to
Ez-Adjust mode. Then with ADJ button, exit rom
adjustment mode
* Attachment: White Balance adjustment coordination and color
temperature.
OUsing CS-1000 Equipment.
- COOL : T=11000K, _uv=0.000, x=0.276 y=0.283
- MEDIUM : T=9300K, _uv=0.000, x=0.285 y=0.293
- WARM : T=6500K, _uv=0.000, x=0.313 y=0.329
OUsing CA-210 Equipment. (10 CH)
- Contras value : 216 Gray
- Brighness spec.
. Test of RS-232C control.
- Press In-Start button o Service Remocon then set the “4.Baud
Rate” to 115200. Then check RS-232C control and
7. Selection of Country option.
- Selection o country option is allowed only North American
model (Not allowed Korean model). It is selection o Country
about Rating and Time Zone.
(1) Models: All models which PB82C Chassis (See the irst
page.)
(2) Press “In-Start” button o Service Remocon, then enter the
“Option” Menu with “PIP CH-“ Button
(3) Select one o these three (USA, CANADA, MEXICO)
de ends on its market using “Vol. +/-“button.
Caution : Don’t push The INSTOP KEY a ter completing the
unction inspection
Caution : Inspection only PAL M
- 12 - LGE Internal Use OnlyCopyright ©2010 LG Electronics Inc. All rights reserved.
Only or training and service purposes
Color Test Color Coordination
temperature Equipment x y
COOL CA-210 0.276±0.002 0.283±0.002
MEDIUM CA-210 0.285±0.002 0.293±0.002
WARM CA-210 0.313±0.002 0.329±0.002
Item Min Typ Max Unit Remark
White 49 60 - cd/m - 100%Window White
average Pattern
brightness - 100IRE(255Gray)
- Picture: Vivid(Medium )
Brightness -20 +20 % - 85IRE(216Gray) 100%
uni ormity Window White Pattern
- Picture: Vivid(Medium)
RS-232C COMMAND CENTER
[CMD ID DATA] MIN (DEFAULT) MAX
Cool Mid Warm Cool Mid Warm
R Gain jg Ja jd 00 184 192 192 192
G Gain jh Jb je 00 187 183 159 192
B Gain ji Jc j 00 192 161 95 192
R Cut 64 64 64 127
G Cut 64 64 64 127
B Cut 64 64 64 127

8. GND and ESD Testing
8-1. Prepare GND and ESD Testing.
- Check the connection between set and power cord
8-2. Operate GND and ESD auto-test.
(1) Fully connected (Between set and power cord) set enter
the Auto-test sequence.
(2) Connect D-Jack AV jack test equipment.
(3) Turn on Auto-controller(GWS103-4)
(4) Start Auto GND test.
(5) I its result is NG, then notice with buzzer.
(6) I its result is OK, then automatically it turns to ESD Test.
(7) Operate ESD test
(8) I its result is NG, then notice with buzzer.
(9) I its result is OK, then process next steps. Notice it with
Good lamp and STOPER Down.
8-3. Check Items.
(1) Test Voltage
GND: 1.5KV/min at 100mA
Signal: 3KV/min at 100mA
(2) Test time: just 1 second.
(3) Test point
GND test: Test between Power cord GND and Signal cable
metal GND.
ESD test: Test between Power cord GND and Live and
neutral.
(4) Leakage current: Set to 0.5mA(rms)
9. POWER PCB Ass’y Voltage
Adjustment
(Va/Vs Voltage Adjustment)
(1)Test equipment : D.M.M 1EA
(2) Connection Diagram or Measuring : re er to ig.1
9-1. Adjustment method
(1) Vs adjustment (re er ig.1)
1) Connect + terminal o D.M.M. to Vs pin o
P812(42”:P811), connect -terminal to GND pin o
P812(42”:P811)
2) A ter turning VR901, voltage o D.M.M adjustment as
same as Vs voltage which on label o panel le t/top (
deviation ; ±0.5V)
(2) Va adjustment (re er ig.1)
1) A ter receiving 100% Full White Pattern, HEAT RUN.
2) Connect + terminal o D.M.M. to Va pin o
P812(42”:P811), connect -terminal to GND pin o
P811(42”:P812).
3) A ter turning VR502,voltage o D.M.M adjustment as
same as Va voltage which on label o panel le t/top
(deviation; ±0.5V)
10. Default Service option.
10-1. ADC-Set.
VR-Gain adjustment Value (de ault 128)
VG-Gain adjustment Value (de ault 128)
VB-Gain adjustment Value (de ault 128)
VR-O set adjustment Value (de ault 128)
VG-O set adjustment Value (de ault 128)
VB-O set adjustment Value (de ault 128)
10-2. White balance. Value.
10-3. Temperature Threshold
VThreshold Down Low 20
VThreshold Up Low 23
VThreshold Down High 70
VThreshold Up High 75
- 13 - LGE Internal Use OnlyCopyright ©2010 LG Electronics Inc. All rights reserved.
Only or training and service purposes
< ig.1 : 50HD Power PCB Assy Voltage adjustment >
CENTER (DEFAULT)
Cool Mid Warm
R Gain 192 192 192
G Gain 192 192 192
B Gain 192 192 192
R Cut 64 64 64
G Cut 64 64 64
B Cut 64 64 64

11. USB DOWNLOAD
(*.epk file download)
VPut the USB Stick to the USB socket
VPress Menu key, and move OPTION
VPress “FAV” Press 7 times.
VSelect download ile (epk ile)
VA ter download is inished, remove the USB stick.
V Press “IN-START” key o ADJ remote control, check the
S/W version.
CAUTION
- DO NOT REMOVE USB MEMORY CARD FROM USB PORT
WHEN YOU FIND BELOW DESCRIPTION
- " Do not remove the memory card rom the port! "
- 14 - LGE Internal Use OnlyCopyright ©2010 LG Electronics Inc. All rights reserved.
Only or training and service purposes

- 15 - LGE Internal Use OnlyCopyright ©2010 LG Electronics Inc. All rights reserved.
Only or training and service purposes
BLOCK DIAGRAM

- 16 - LGE Internal Use Only
EXPLODED VIEW
Copyright ©2010 LG Electronics Inc. All rights reserved.
Only for training and service purposes
200
580
400
300
900
120
590
604
202
520
204
602
206
203
208
302
501
301
303
205
305
201
240
207
601
302
910
Many electrical and mec anical parts in t is c assis ave special safety-related c aracteristics. T ese
parts are identified by in t e Sc ematic Diagram and EXPLODED VIEW.
It is essential t at t ese special safety parts s ould be replaced wit t e same components as
recommended in t is manual to prevent X-RADIATION, S ock, Fire, or ot er Hazards.
Do not modify t e original design wit out permission of manufacturer.
IMPORTANT SAFETY NOTICE
A2 A10 A9
LV1
A12

THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES
SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION.
FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS
ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR
THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
1K 1%
R1225
10
R1208
B-MODT
B-TMA8
10
AR1220
A-TMA4
0.1uF
C1245
A-TMA1
A-MDML
B-TMCASB
A-MDQL0
A-TMDQU4
A-TMRASB
B-MDQL5
B-MDQL7
A-MDQL2
B-TMA6
VCC_1.5V_DDR
B-MA5
A-MA6
0.1uF
C1215
B-MCKE
B-MRASB
B-MDQL0
0.1uF
C1214
A-MA12
VCC_1.5V_DDR
10
R1206
B-MDQU0
B-TMA7
B-MA6
10
AR1211
A-MRASB
B-MA1
A-TMBA0
B-TMODT
B-MWEB
B-MCKE
10
AR1201
B-TMDQU4
A-MA6
B-TMCKB
B-TMDQU1
B-MCASB
A-TMCASB
B-MBA1
A-TMA3
10
R1209
A-TMDQL3
0.1uF
C1243
A-MDQL6
0.1uF
C1230
B-TMDQL6
B-MA8
10
AR1205
B-MDQU1
A-MDQL1
B-MA5
0.1uF
C1208
A-TMCK
B-MA9
B-TMDQSLB
0.1uF
C1235
A-TMDQU2
B-MDQSU
B-TMA13
A-MDQU0
0.1uF
C1248
A-TMDQU7
0.1uF
C1237
A-TMDQSLB
B-MDQL4
0.1uF
C1244
A-MA11
B-MDQL0
A-MA4
A-TMA6
A-TMA8
A-MVREFDQ
240
1%
R1203
B-TMDQL7
B-MCASB
B-MVREFCA
B-TMCK
10
R1213
A-MRESETB
0.1uF
C1241
B-TMRESETB
0.1uF
C1231
A-TMBA2
A-TMA12
A-MDQU6
10
AR1214
10
AR1209
0.1uF
C1233
B-TMDQSLB
A-MA9
A-MCKE
A-TMCK
B-MA11
B-TMA9
A-TMDQU2
A-MDQL4
B-MA2
A-MDQL4
B-TMDQU7
10
AR1212
B-MA0
10
AR1207
A-TMDQL0
A-MDQL7
B-TMDQU7
A-MDQSL
10
R1223
A-MDQU7
B-MA0
0.1uF
C1210
A-TMDQU1
A-MDQSLB
B-MDQL5
A-TMODT
B-TMDQSUB
B-TMA13
0.1uF
C1216
0.1uF
C1222
10uF C1246
B-MDQL2
10
R1210
A-TMDQU5
A-MDQU0
A-MODT
A-MBA0
A-TMDQL2
A-MDQU1
B-MA2
A-MDQL6
1000pF
C1204
B-MA13
0.1uF
C1227
0.1uF
C1203
10
R1222
B-TMDQL5
A-MA12
B-MDQU5
B-TMDQL4
240
1%
R1226
0.1uF
C1234
A-MWEB
A-MDQSL
B-TMCK
10
AR1210
10
AR1203
A-MDQU3
B-MA6
B-MDQL1
A-TMRASB
B-TMA8
B-MCK
A-MDMU
0.1uF
C1211
A-TMDQU0
A-TMBA1
A-MA0
B-MDQU4
A-MA1
1K 1%
R1205
0.1uF
C1238
0.1uF
C1223
A-TMDQSL
B-TMBA2
B-MA7
A-TMA11
B-MA10
A-MDML
B-TMA9
B-TMBA0 B-MBA0
A-MA10
A-MDQU4 B-TMDQU3
A-MA8
B-TMDQL1
VCC_1.5V_DDR
A-TMDQL2
B-TMCKE
B-MVREFDQ
A-MVREFDQ
A-TMBA0
1000pF
C1249
A-TMDQU6
A-TMRESETB
10K
R1232
1K 1%
R1227
B-MA12
10
R1220
A-MA11
A-MA7
A-TMDML
0.1uF
C1217
B-MDMU
1K 1%
R1228
A-MDQSUB
A-MA5
B-MDQU0
10uF C1205
VCC_1.5V_DDR
B-TMA1
A-MDQU3
10K
R1231
A-TMDMU
B-MRASB
B-MDQL3
0.1uF
C1207
A-TMA0
B-TMBA1
B-TMRASB
A-MDQL5
A-TMA13
A-TMCKB
B-TMDQU2
0.1uF
C1219
A-TMDQL7
B-TMCASB
A-MBA2
B-MBA1
B-TMWEB
A-TMWEB
B-MA8
B-TMA10
B-TMA12
A-TMDQU6
A-MBA1
A-TMDQL6
A-TMDQL1
A-TMDQU3
B-MDQL7
1K 1%
R1202
A-MWEB
B-TMRESETB
B-MA12
10
AR1219
B-MDQSU
10
AR1204
A-TMDQL3
B-MDQSUB
B-TMDQU0
A-MDQL7
A-MA4
A-TMA12
B-MA7
A-MDQSU
10
AR1213
A-MDQU5
B-MA13
B-MBA0
A-MDQL2
A-TMA7
0.1uF
C1228
B-TMDQU2
B-MDQSL
B-TMA11
B-MDQL3
A-MCKB
B-MA1
1000pF
C1202
A-TMCASB
A-MDQU2
A-TMA7
A-TMA9
B-TMODT
A-TMA5
A-MDQL5
A-MDQU2
A-MA2
1K 1%
R1201
B-MDQU3
B-MDQU4
B-TMA12
B-TMCKB
A-TMA1
B-MA11
0.1uF
C1224
B-MDQU3
B-MDQU2
L1201
A-TMBA1
A-MRASB
B-TMDML
A-MA2
A-TMCKE
0.1uF
C1218
B-TMDQU0
VCC_1.5V_DDR VCC_1.5V_DDR
10
R1218
A-TMDQU4
B-MA10
A-MDQU4
10
R1221
A-MDQL0
A-TMDQL6
A-MBA0
+1.5V_DDR_IN
A-TMDQU7
B-TMDQU1
A-MDQU6
A-MDQU1
B-TMA7
10
R1212
B-TMDML
B-MDML
0.1uF
C1220
A-TMDQL5
A-MA13
B-MVREFDQ
B-TMDQL4
A-MVREFCA
B-MWEB
A-TMDQSU
B-MDQSL
B-TMA4
0.1uF
C1212
10
R1207
B-MDQU7
A-TMA0
B-MDQL6
B-TMDQU3
A-TMDQSUB
10
R1215
B-MA4
0.1uF
C1232
B-TMBA0
A-MODT
A-MA3
A-MCK
A-TMDQL5
B-TMDQL3
B-MCKB
A-MCKB
B-MA9
B-TMA3
B-TMA2
VCC_1.5V_DDR
A-MA5
10
R1211
A-MA13
A-MCASB
B-TMDQU6
A-TMA2
B-TMCKE
0.1uF
C1250
A-TMDQL4
B-TMDQL2
A-MDMU
B-MBA2
A-TMDQL4
B-TMA5
B-TMDMU
VCC_1.5V_DDR
VCC_1.5V_DDR
10
R1217
10
AR1206
A-MA1
B-MRESETB
B-MDQL2
10
AR1202
A-TMDQL7
A-TMRESETB
B-MDMU
A-TMA6
B-MDQU1
A-TMDQU5
B-MDQU5
1K 1%
R1224
B-TMA0
0.1uF
C1206
VCC_1.5V_DDR
B-TMDQU5
A-MDQU5
A-TMA13
B-TMDQU5
A-MBA1
B-TMBA2
B-TMA4
B-TMA2
B-TMDQL0
B-MDQSLB
B-MRESETB
0.1uF
C1201
B-TMWEB
A-TMA11
0.1uF
C1229
A-TMA3
B-TMDQU4
A-MVREFCA
A-TMCKB
10
AR1208
10
AR1217
B-MDQU2
1K 1%
R1204
A-MDQSU
0.1uF
16V
C1226
0.1uF
C1239
10
AR1218
B-TMDQL5
B-TMA11
A-TMA5
A-TMDQL0
B-TMDQL3
B-MDQU7
A-MA10
VCC_1.5V_DDR
B-MBA2
A-MDQSUB
A-MCASB
A-TMDQSU
A-TMBA2
B-TMDQSU
A-MDQL3
B-TMBA1
B-MA4
A-TMDMU
B-TMDQL6
A-TMDML
A-TMWEB
A-TMA10
B-MDQU6
A-TMDQSUB
1000pF
C1247
B-TMDQSUB
A-TMA2
A-TMDQU3
10
R1214
A-MDQL1
B-TMRASB
A-TMODT
A-MA7
A-TMDQSL
A-MA3
B-MODT
A-MRESETB
A-MCKE
B-MCK
A-MDQU7
A-MCK
0.1uF
C1236
A-TMA4
A-TMDQL1
B-MDQSUB
B-MDQU6
B-MDML
B-MDQL1
B-TMDMU
B-TMA10
A-MA0
B-TMA6
A-MBA2
B-MDQL6
10
AR1215
0.1uF
C1213
B-MVREFCA
B-MDQL4
10uF
10V
C1225
B-MDQSLB
B-TMDQSL
B-TMDQU6
A-TMA10
A-TMDQSLB
B-TMDQL7
B-TMA0
B-TMA1
B-MA3
B-TMA5
A-TMA9
A-MDQSLB
A-MDQL3
B-MCKB
0.1uF
C1221
B-TMDQSU
0.1uF
C1242
A-MA8
10
R1219
A-MA9
B-TMDQL2
B-TMDQSL
B-TMA3
A-TMDQU1
B-TMDQL0
B-TMDQL1
10
R1216
10
AR1216
A-TMA8
B-MA3
A-TMCKE
A-TMDQU0
B-MCKE
10K R1234
10KR1233
A-MCKE
H5TQ1G63BFR-H9C
IC1201
A0 N3
A1 P7
A2 P3
A3 N2
A4 P8
A5 P2
A6 R8
A7 R2
A8 T8
A9 R3
A10/AP L7
A11 R7
A12/BC N7
A13 T3
A15 M7
BA0 M2
BA1 N8
BA2 M3
CK J7
CK K7
CKE K9
CS L2
ODT K1
RAS J 3
CAS K3
WE L3
RESET T2
DQSL F3
DQSL G3
DQSU C7
DQSU B7
DML E7
DMU D3
DQL0 E3
DQL1 F7
DQL2 F2
DQL3 F8
DQL4 H3
DQL5 H8
DQL6 G2
DQL7 H7
DQU0 D7
DQU1 C3
DQU2 C8
DQU3 C2
DQU4 A7
DQU5 A2
DQU6 B8
DQU7 A3
VREFCA
M8
VREFDQ
H1
ZQ
L8
VDD_1
B2
VDD_2
D9
VDD_3
G7
VDD_4
K2
VDD_5
K8
VDD_6
N1
VDD_7
N9
VDD_8
R1
VDD_9
R9
VDDQ_1
A1
VDDQ_2
A8
VDDQ_3
C1
VDDQ_4
C9
VDDQ_5
D2
VDDQ_6
E9
VDDQ_7
F1
VDDQ_8
H2
VDDQ_9
H9
NC_1
J1
NC_2
J9
NC_3
L1
NC_4
L9
NC_6
T7
VSS_1
A9
VSS_2
B3
VSS_3
E1
VSS_4
G8
VSS_5
J2
VSS_6
J8
VSS_7
M1
VSS_8
M9
VSS_9
P1
VSS_10
P9
VSS_11
T1
VSS_12
T9
VSSQ_1
B1
VSSQ_2
B9
VSSQ_3
D1
VSSQ_4
D8
VSSQ_5
E2
VSSQ_6
E8
VSSQ_7
F9
VSSQ_8
G1
VSSQ_9
G9
H5TQ1G63BFR-H9C
IC1202
A0
N3
A1
P7
A2
P3
A3
N2
A4
P8
A5
P2
A6
R8
A7
R2
A8
T8
A9
R3
A10/AP
L7
A11
R7
A12/BC
N7
A13
T3
A15
M7
BA0
M2
BA1
N8
BA2
M3
CK
J7
CK
K7
CKE
K9
CS
L2
ODT
K1
RAS
J3
CAS
K3
WE
L3
RESET
T2
DQSL
F3
DQSL
G3
DQSU
C7
DQSU
B7
DML
E7
DMU
D3
DQL0
E3
DQL1
F7
DQL2
F2
DQL3
F8
DQL4
H3
DQL5
H8
DQL6
G2
DQL7
H7
DQU0
D7
DQU1
C3
DQU2
C8
DQU3
C2
DQU4
A7
DQU5
A2
DQU6
B8
DQU7
A3
VREFCA M8
VREFDQ H1
ZQ L8
VDD_1 B2
VDD_2 D9
VDD_3 G7
VDD_4 K2
VDD_5 K8
VDD_6 N1
VDD_7 N9
VDD_8 R1
VDD_9 R9
VDDQ_1 A1
VDDQ_2 A8
VDDQ_3 C1
VDDQ_4 C9
VDDQ_5 D2
VDDQ_6 E9
VDDQ_7 F1
VDDQ_8 H2
VDDQ_9 H9
NC_1 J1
NC_2 J9
NC_3 L1
NC_4 L9
NC_6 T7
VSS_1 A9
VSS_2 B3
VSS_3 E1
VSS_4 G8
VSS_5 J2
VSS_6 J8
VSS_7 M1
VSS_8 M9
VSS_9 P1
VSS_10 P9
VSS_11 T1
VSS_12 T9
VSSQ_1 B1
VSSQ_2 B9
VSSQ_3 D1
VSSQ_4 D8
VSSQ_5 E 2
VSSQ_6 E 8
VSSQ_7 F 9
VSSQ_8 G1
VSSQ_9 G9
56
R1236
0.01uF
C1209
56
R1235
56
R1238
0.01uF
C1240
56
R1237
LGE101D (S7 Non_Tcon/RM)
IC101
A_DDR3_A0/DDR2_A13
B8
A_DDR3_A1/DDR2_A8
B9
A_DDR3_A2/DDR2_A9
A8
A_DDR3_A3/DDR2_A1
C21
A_DDR3_A4/DDR2_A2
B10
A_DDR3_A5/DDR2_A10
A22
A_DDR3_A6/DDR2_A4
A10
A_DDR3_A7/DDR2_A3
B22
A_DDR3_A8/DDR2_A6
C9
A_DDR3_A9/DDR2_A12
C23
A_DDR3_A10/DDR2_RASZ
B11
A_DDR3_A11/DDR2_A11
A9
A_DDR3_A12/DDR2_A0
C10
A_DDR3_A13/DDR2_A7
B23
A_DDR3_BA0/DDR2_BA2
B21
A_DDR3_BA1/DDR2_CASZ
A11
A_DDR3_BA2/DDR2_A5
A23
A_DDR3_MCLK/DDR2_MCLK
A12
A_DDR3_MCLKZ/DDR2_MCLKZ
C11
A_DDR3_CKE/DDR2_DQ5
B12
A_DDR3_ODT/DDR2_ODT
C20
A_DDR3_RASZ/DDR2_WEZ
A20
A_DDR3_CASZ/DDR2_BA1
B20
A_DDR3_WEZ/DDR2_BA0
A21
A_DDR3_RESETB
C22
A_DDR3_DQSL/DDR2_DQS0
C16
A_DDR3_DQSLB/DDR2_DQSB0
B16
A_DDR3_DQSU/DDR2_DQSB1
A16
A_DDR3_DQSUB/DDR2_DQS1
C15
A_DDR3_DML//DDR2_DQ13
A14
A_DDR3_DMU/DDR2_DQ6
B18
A_DDR3_DQL0/DDR2_DQ3
C18
A_DDR3_DQL1/DDR2_DQ7
B13
A_DDR3_DQL2/DDR2_DQ1
A19
A_DDR3_DQL3/DDR2_DQ10
C13
A_DDR3_DQL4/DDR2_DQ4
C19
A_DDR3_DQL5/DDR2_DQ0
A13
A_DDR3_DQL6/DDR2_CKE
B19
A_DDR3_DQL7/DDR2_DQ2
C12
A_DDR3_DQU0/DDR2_DQ15
A15
A_DDR3_DQU1/DDR2_DQ9
A17
A_DDR3_DQU2/DDR2_DQ8
B14
A_DDR3_DQU3/DDR2_DQ11
C17
A_DDR3_DQU4/DDR2_DQM1
B15
A_DDR3_DQU5/DDR2_DQ12
A18
A_DDR3_DQU6/DDR2_DQM0
C14
A_DDR3_DQU7/DDR2_DQ14
B17
B_DDR3_A0/DDR2_A13 A25
B_DDR3_A1/DDR2_A8 B24
B_DDR3_A2/DDR2_A9 A24
B_DDR3_A3/DDR2_A1 P25
B_DDR3_A4/DDR2_A2 C24
B_DDR3_A5/DDR2_A10 P26
B_DDR3_A6/DDR2_A4 B26
B_DDR3_A7/DDR2_A3 R24
B_DDR3_A8/DDR2_A6 B25
B_DDR3_A9/DDR2_A12 T26
B_DDR3_A10/DDR2_RASZ D24
B_DDR3_A11/DDR2_A11 A26
B_DDR3_A12/DDR2_A0 C25
B_DDR3_A13/DDR2_A7 T25
B_DDR3_BA0/DDR2_BA2 P24
B_DDR3_BA1/DDR2_CASZ C26
B_DDR3_BA2/DDR2_A5 R26
B_DDR3_MCLK/DDR2_MCLK D26
B_DDR3_MCLKZ/DDR2_MCLKZ D25
B_DDR3_CKE/DDR2_DQ5 E24
B_DDR3_ODT/DDR2_ODT N25
B_DDR3_RASZ/DDR2_WEZ M26
B_DDR3_CASZ/DDR2_BA1 N24
B_DDR3_WEZ/DDR2_BA0 N26
B_DDR3_RESETB R25
B_DDR3_DQSL/DDR2_DQS0 J25
B_DDR3_DQSLB/DDR2_DQSB0 J24
B_DDR3_DQSU/DDR2_DQSB1 H26
B_DDR3_DQSUB/DDR2_DQS1 H25
B_DDR3_DML/DDR2_DQ13 F26
B_DDR3_DMU/DDR2_DQ6 L24
B_DDR3_DQL0/DDR2_DQ3 L25
B_DDR3_DQL1/DDR2_DQ7 F24
B_DDR3_DQL2/DDR2_DQ1 L26
B_DDR3_DQL3/DDR2_DQ10 F25
B_DDR3_DQL4/DDR2_DQ4 M25
B_DDR3_DQL5/DDR2_DQ0 E26
B_DDR3_DQL6/DDR2_CKE M24
B_DDR3_DQL7/DDR2_DQ2 E25
B_DDR3_DQU0/DDR2_DQ15 G26
B_DDR3_DQU1/DDR2_DQ9 J26
B_DDR3_DQU2/DDR2_DQ8 G24
B_DDR3_DQU3/DDR2_DQ11 K25
B_DDR3_DQU4/DDR2_DQM1 H24
B_DDR3_DQU5/DDR2_DQ12 K26
B_DDR3_DQU6/DDR2_DQM0 G25
B_DDR3_DQU7/DDR2_DQ14 K24
09/04/02
1 2 1 3
DDR
EAX61373301
CLose to Saturn7M IC
DDR3 1.5V By CAP - Place these Caps near Memory
Close to DDR Power Pin
CLose to Saturn7M IC
CLose to DDR3
DDR3 1.5V By CAP - Place these Caps near Memory
Close to DDR Power Pin
CLose to DDR3
Copyright © 2010 LG Electronics Inc. All rights reserved.
Only for training and service purposes
LGE Internal Use Only

THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES
SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION.
FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS
ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR
THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
CDS3C05HDMI1
5.6V
READY
D1102
0.1uF
16V
C1121
CDS3C05HDMI1
5.6V
READY
D1103
+5V
CDS3C05HDMI1
5.6V
READY
D1100
USB1_DP_to_MAIN
USB2_DP_to_MAIN
10K
READY
R1141
10K
R1129
250_350
USB1_CTL
CDS3C05HDMI1
5.6V
READY
D1101
USB2_DM_to_MAIN
0.1uF
16V
C1120
250_350
USB1_DM_to_MAIN
USB1_OCD
+3.3V +3.3V
KJA-UB-0-0037
JK1100
PJ230
1
2
3
4
5
MLB-201209-0120P-N2
0LCML00003B
L1100
MAERTSNWODBSU
4000-4-BU-AJK
2011P
250_350
1234
5
P_+5V
10uF
16V
C1122
250_350
AP2191SG-13
IC1101
250_350
3IN_2
2IN_1
4EN
1GND
5
FLG
6
OUT_1
7
OUT_2
8
NC
100uF
16V
C1116
250_350
22R1124
250_350
22R1145
250_350
1 1 1 3
USB HUB
$0.11
USB2 REAR(SVC)
USB1 SIDE
Capacitors on VBUSA should be
placed as closd to connector as possible.
SWITCHADDED
EAX61373301
10mm
Copyright © 2010 LG Electronics Inc. All rights reserved.
Only for training and service purposes
LGE Internal Use Only

THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES
SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION.
FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS
ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR
THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
10pF
50V
READY
C1029
30V
D1005
75
R1020
10K
R1027
5.6V
D1006
5.6V
D1003
75
R1022
+3.3V_AVDD
1K
R1001
10K
R1030
100pF
50V
READY
C1019
75
R1013
5.6V
D1001
10K
R1002
75
R1021
10K
R1026
30V
D1015
10pF
50V
READY
C1026
10K
R1023
1K
R1024
+3.3V_AVDD
470K
R1004
470K
R1015
470K
R1011
12K
R1034
30V
D1014
12K
R1032
10pF
50V
READY
C1033
30V
D1009
1K
R1003
5.6V
D1012
AV_RIN
470K
R1016
12K
R1035
470K
R1010
5.6V
D1002
AV_LIN
30V
D1008
AV_CVBS_IN
10K
R1025
470K
R1018
30V
D1013
10K
R1028
10pF
50V
READY
C1031
5.6V
D1000
5.6V
D1011
75
R1005
10pF
50V
READY
C1030
10K
R1029
75
R1014
10pF
50V
READY
C1025
5.6V
D1007
12K
R1033
30V
D1010
75
R1012
12K
R1031
47pF
50V
C1018
AV_CVBS_DET
+3.3V_AVDD
10K
R1000
12K
R1006
5.6V
D1004
820pF
50V
C1027
820pF
50V
C1032
820pF
50V
C1028
820pF
50V
C1020
820pF
50V
C1021
820pF
50V
C1017
citpOrebiF
JST1223-001
JK1003
1
GND
2
VCC
3
VINPUT
4
FIX_POLE
22pF
C1022
1K
R1058
NL17SZ00DFT2G
IC1000
3
GND
2
B
4Y
1
A5VCC
SPDIF_OUT
100
R1051
READY
0.1uF
50V
C1023
100
R1055
10uF
16V
C1024
SIDE_RIN
10K
R1039
75
R1044
K074
8301R
12K
R1043
10K R1036
10K
R1040
12K
R1042
D1019 D1021
SIDE_LIN
0.1uF
16V
C1013 READY
47pF
50V
C1016
SIDE_CVBS_IN
K074
7301R
30V
D1022
1K
R1019
SIDE_CVBS_DET
30V
D1020
820pF
C1015
820pF
C1014
PPJ235-01
JK1002
250_350
4A [YL]O-SPRING
5A [YL]E-LUG
3A [YL]CONTACT
4B [WH]O-SPRING
3C [RD]CONTACT
4C [RD]O-SPRING
5C [RD]E-LUG
COMP2_Y+
COMP1_DET
COMP1_Y+
COMP1_Pr+
COMP2_Pb+
COMP1_RIN
COMP2_DET
COMP2_RIN
COMP2_LIN
COMP1_LIN
COMP2_Pr+
COMP1_Pb+
COMP2_Pr-
COMP2_Pb-
COMP2_Y-
COMP1_Pr-
COMP1_Pb-
COMP1_Y-
0
R1062
5%
1/16W
0
R1061
5%
1/16W
0
R1060
5%
1/16W
0
R1065
5%
1/16W
0
R1064
5%
1/16W
0
R1063
5%
1/16W
PP J2 37 -0 1
JK1 001
5 J [GN3]O-SPRING
6 J [GN3]E-LUG
4 J [GN3]CONTACT
7K [BL3]E-LUG-S
5K [BL3]O-SPRING
7L [RD3]E-LUG-S
5L [RD3]O-SPRING_1
5M [WH3]O-SPRING
4N [RD3]CONTACT
5N [RD3]O-SPRING_2
6N [RD3]E-LUG
6D [GN2]E-LUG
5D [GN2]O-SPRING
4D [GN2]CONTACT
7E [BL2]E-LUG-S
5E [BL2]O-SPRING
7F [RD2]E-LUG-S
5F [RD2]O-SPRING_1
5G [WH2]O-SPRING
4H [RD2]CONTACT
5H [RD2]O-SPRING_2
6H [RD2]E-LUG
6A [YL1]E-LUG
5A [YL1]O-SPRING
4A [YL1]CONTACT
5B [WH1]O-SPRING
4C [RD1]CONTACT
5C [RD1]O-SPRING
6C [RD1]E-LUG
+3.3V
+3.3V +3.3V
1 0 1 3
JACK
SIDE CVBS
AV 1
NAND
GATE
SPDIF
EAX61373301
COMPONENT 1
COMPONENT 2
Copyright © 2010 LG Electronics Inc. All rights reserved.
Only for training and service purposes
LGE Internal Use Only

THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES
SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION.
FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS
ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR
THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
DDC_SDA/UART_TX
PC_SER_CLK
+3.3V
22
R947
4.7K
R923
+3.3V D913
AT24C02BN-10SU-1.8
IC901
250_350
3
2
4
1
5
6
7
8
0.1uF
16V
C927
10pF
C931
0.1uF
16V
C932
RS232C_RXD
10K
R938
220pF
50V
C905
READY
220 pF 50VC904
READY
0
R930
PC_LIN
+3.3V_ST
220pF
50V
C906
READY
18pF
50V
C918
0.1uF
50V
C909
4.7K
R924
4.7K
R900
12K
R935
10K
R911
0
R934
10pF
C924
READY
0.1uF
C922
10pF
C923
READY
SPG09-DB-010
P900
250_350
1
RED
2
GREEN
3
BLUE
4
GND_1
5
DDC_GND
6
RED_GND
7
GREEN_GND
8
BLUE_GND
9
NC
10
SYNC_GND
11
GND_2
12
DDC_DATA
13
H_SYNC
14
V_SYNC
15
DDC_CLOCK
16
SHILED
12K
R936
D900
4.7K
R914
READY
0.1uF
50V
C910
0
R929
4.7K
R909
READY
ADUC30S03010L_AMODIODE
30V
D902
+5V_ST
+3.3V_ST
RS232C_TXD
DSUB_R-
IR
PC_RIN
DSUB_B-
D904
LED_WHITE
1KR917
100 R905
10pF
C933
DDC_SCL/UART_RX
10K
R933
ADUC30S03010L_AMODIODE
30V
D903
10
R902
0.1uF
50V
C911
30V
READY
D909
DSUB_DET
SPG09-DB-009
P901
1 2 3 4 5
6 7 8 9
10
10K
R931
4.7K
R901
MAX3232CDR
IC900
3-1C
2+V
4+2C
1+1C
6-V
5-2C
72TUOD
82NIR
9
2TUOR
01
2NID
11
1NID
21
1TUOR
31
1NIR
41
1TUOD
51
DNG
61
CCV
10pF
C925
DSUB_HSYNC
PC_SER_DATA
10
R903
GND
D908
4.7K
R937
10K
R941
10pF
C926
D901
KEY1
220pF
50V
C908
READY
DDC_SDA/UART_TX
DDC_SCL/UART_RX
5.6V
D911
0.1uF
16V
C900
0
R932
22
R946
DSUB_G
+3.3V_ST
0.1uF
16V
C914
READY
0.1uF
50V
C902
RGB_DDC_SDA
KEY2
470K
R926
4.7K
R939
D907
DSUB_B
RGB_DDC_SCL
470K
R927
22
R945
270pF
50V
C901
READY
LED_RED
DSUB_G-
10pF
C930
D905
DSUB_R
220 pF 50VC903
READY
5.6V
D910
D906
+3.3V_AVDD
DSUB_VSYNC
100
R904
0.1uF
50V
C907
18pF
50V
C919
L902
L904
820pF
50V
C921
820pF
50V
C920
4.7K
R910
MLB-201209-0120P-N2
L907
MLB-201209-0120P-N2
L901
MLB-201209-0120P-N2
L900
MLB-201209-0120P-N2
L906
MLB-201209-0120P-N2
L903
100K
READY
R920
2SC3052
READY
Q900
E
B
C100K
READY
R919
W01/1
10K
%5
READY
R918
IR
RXB4+
RXB1+
RXBCK+
RXB2-
RXB4-
RXB1-
RXB2+
RXB3+
RXB0+
RXB3-
RXB0-
RXBCK-
PC_SER_DATA
DISP_EN
MOD_ROM_TX
22R962
HD
27K
R960
MOD_ROM_RX
22R961
HD
100R949
HD
PC_SER_CLK
75
R906
75
R908
75
R907
10pF
50V
C916
10pF
50V
C917
SCL1
22R959
0
R957
2N7002(F)
Q904
G
D
S
4.7K
R958
+3.3V
22
R954
2N7002(F)
Q903
G
D
S
SDA1
0
R952
+3.3V
4.7K
R953
4.7K
R956
4.7K
R951
+5V_ST
EDID_WP
18K
R912
+3.3V_ST
30V
D914
PJ230
PC_SER_CLK
PC_SER_DATA
30V
D915
PJ230
0
R998
PJ230
0
R999
PJ230
12507WS-12L
P902
1
2
3
4
5
6
7
8
9
10
11
12
13
PEJ027-01
JK900
250_350
6B T_TERMINAL2
7B B_TERMINAL2
5T_SPRING
4R_SPRING
7A B_TERMINAL1
6A T_TERMINAL1
3E_SPRING
+3.3V
3.3K
R963
3.3K
R964
+3.3V
RXB4-
MOD_ROM_RX
RXBCK+
RXA0-
RXB1+
RXB1-
RXB2-
RXA1+
PC_SER_CLK
SCL1_1
RXACK+
RXB0+
22
R970 FHD
RXACK-
RXA1-
RXB4+
SDA1_1
MOD_ROM_TX
RXB2+
22R968 FHD
RXA4-
RXA4+
100R969 FHD
RXBCK-
RXB3+
PC_SER_DATA
DISP_EN
RXA2-
RXA2+
RXB0-
RXB3-
RXA3+
RXA3-
RXA0+
TF05-51S
P904
FHD
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
SDA1_1 SCL1_1
L905
SMW200-26C
HD
P903
19
14
9
4
18
13
8
3
17
12
7
2
16
11
6
1
20
15
10
5
2122
2324
2526
SUB_SDA
SUB_SCL
0
READY
R973
0R974
1K
R975
1K
R976
+3.3V_AVDD
22
R915
22
R916
12507WR-03L
PJ230
P906
1
2
3
4
DDC_SCL/UART_RX
DDC_SDA/UART_TX
0
PJ230
R980
0
PJ230
R981
9 1 3
EAX61141601
LVDS/RS232//RGB
RGB
$0.179
ROM DOWNLOAD FOR PDP
PC AUDIO
SUB Board I/F
RS232C
HD LVDS
FHD LVDS
For 230 Debugging
Copyright © 2010 LG Electronics Inc. All rights reserved.
Only for training and service purposes
LGE Internal Use Only