Lumistar LS-28-DRSM User manual

LS-28-DRSM Interface Control Document 5/2/2019
DOC-28M-01-ICD-07 Lumistar Inc. 2
This document is the intellectual property of Lumistar, Inc. The document contains proprietary and
confidential information. Reproduction, disclosure, or distribution of this document is prohibited without
the explicit written consent of Lumistar, Inc.
This document is provided as is, with no warranties of any kind. Lumistar, Inc. disclaims and excludes all
other warranties and product liability, expressed or implied, including but not limited to any implied
warranties of merchantability or fitness for a particular purpose or use, liability for negligence in
manufacture or shipment of product, liability for injury to persons or property, or for any incidental,
consequential, punitive or exemplary damages. In no event, will Lumistar, Inc. be liable for any lost
revenue or profits, or other indirect, incidental and consequential damages even if Lumistar, Inc. has been
advised of such possibilities, as a result of this document or the usage of items described within. The
entire liability of Lumistar, Inc. shall be limited to the amount paid for this document and its contents.
RESTRICTED RIGHTS LEGEND
Use, duplication, or disclosure by the Government is subject to restrictions set forth in subparagraph
(c)(1)(ii) of the rights in Technical Data and Computer Software clause in DFARS 252.227-7013.
® Lumistar, Inc. and its logo are trademarks of Lumistar, Inc. Brand names and product names contained
in this document are trademarks, registered trademarks, or trade names of their respective holders.
®Microsoft and Windows are either registered trademarks or trademarks of Microsoft Corporation in the
United States and/or other countries.
This document is an independent (publication) and is not affiliated with, nor has it been authorized,
sponsored, or otherwise approved by Microsoft Corporation.
© 2018 Lumistar, Inc. All rights reserved.
Lumistar Inc.
2270 Camino Vida Roble, Suite L
Carlsbad, CA 92011
(760) 431-2181
(760) 431-2665 Fax
www.lumistar.net

LS-28-DRSM Interface Control Document 5/2/2019
DOC-28M-01-ICD-07 Lumistar Inc. 3
Table of Contents
1. DOCUMENT INTRODUCTION .................................................................................................................15
1.2 MANUAL FORMAT.................................................................................................................................................................15
1.3 DOCUMENT LABELS...............................................................................................................................................................15
2. DOCUMENT INTRODUCTION .................................................................................................................16
3. DEVICE INTERFACES.................................................................................................................................21
4. TCP COMMAND/STATUS MESSAGE DEFINITIONS .............................................................................25
4.1.1 PING COMMAND 0X0000...................................................................................................................................................25
4.2.1 SET RECEIVER OPERATIONAL MODE COMMAND 0X1000 ..............................................................................................26
4.2.2 MODE COMMAND MESSAGE 0X1001...............................................................................................................................27
4.2.2.1 NULL MODE COMMAND/RESPONSE MESSAGE BODIES ..................................................................................................28
4.2.2.2 SUB-MODEL NUMBER COMMAND/RESPONSE MESSAGE BODIES ..................................................................................28
4.2.2.3 SERIAL NUMBER COMMAND/RESPONSE MESSAGE BODIES............................................................................................29
4.2.2.4 DSP2 FIRMWARE VERSION COMMAND/RESPONSE MESSAGE BODIES.........................................................................29
4.2.2.5 DSP FIRMWARE VERSION COMMAND/RESPONSE MESSAGE BODIES ...........................................................................30
4.2.2.6 BLINK LEDS MODE COMMAND/RESPONSE MESSAGE BODIES.......................................................................................30
4.2.2.7 FPGA VERSION MODE COMMAND/RESPONSE MESSAGE BODIES ................................................................................31
4.2.2.8 PCB REVISION COMMAND/RESPONSE MESSAGE BODIES ..............................................................................................31
4.2.2.9 DSP COMPLIER VERSION COMMAND/RESPONSE MESSAGE BODIES ............................................................................32
4.2.2.10 SET INTERNAL REF CLOCK COMMAND/RESPONSE MESSAGE BODIES ..................................................................32
4.2.2.11 INVALID MODE COMMAND RESPONSE MESSAGE BODY........................................................................................33
4.2.3 CONTINUOUS UDP DATA REQUEST COMMAND 0X1002..............................................................................................33
4.2.4 USER NOTE COMMAND 0X1003........................................................................................................................................34
4.2.5 FRONT END STEERING STATUS COMMAND 0X1004 .......................................................................................................36
4.2.6 IF ADC TIME CONSTANT COMMAND 0X1006 ................................................................................................................38
4.2.7 SET VIDEO OUTPUT POWER COMMAND 0X1007............................................................................................................39
4.2.8 LICENSED OPTIONS 0X1008 ...............................................................................................................................................40
4.2.9 LOAD NEW LICENSE FILE COMMAND 0X1009 .................................................................................................................43
4.2.10 AM GAIN DEFAULTS 0X100A.............................................................................................................................................44
4.2.11 OPEN COLLECTOR DISCRETE SETTINGS 0X100C ..............................................................................................................45
4.2.12 LOAD GENERAL COMMAND FILE 0X100D ........................................................................................................................46
4.2.13 SET BOOT STATE COMMAND 0X100E...............................................................................................................................47
4.2.14 START AND STOP NAND FLASH FILE RECORDING 0X1010...........................................................................................48
4.2.15 NAND FLASH (RECORDING MEMORY)MONITOR 0X1011...........................................................................................50
4.2.16 NAND FLASH DOWNLOAD 0X1012.................................................................................................................................51
4.3.1 PSK RECEIVER SETUP COMMAND 0X1100.......................................................................................................................53
4.3.2 PSK RECEIVER AUX SETUP COMMAND 0X1101 ..............................................................................................................56
4.3.3 RECEIVER TX BERT SETUP COMMAND 0X1102................................................................................................................58
4.3.4 RECEIVER RX BERT SETUP COMMAND 0X1103................................................................................................................59
4.3.5 FRAME SYNCHRONIZER SETUP COMMAND 0X1104........................................................................................................61
4.3.6 PSK COMBINER SETUP COMMAND 0X1105 ....................................................................................................................64
4.3.7 IRIG TIME READER SETUP COMMAND 0X1106 ...............................................................................................................65
4.3.8 IRIG TIME GENERATOR SETUP COMMAND 0X1107........................................................................................................66

LS-28-DRSM Interface Control Document 5/2/2019
DOC-28M-01-ICD-07 Lumistar Inc. 4
4.3.9 DECOMMUTATOR SETUP COMMAND 0X1108 .................................................................................................................68
4.3.10 DECOMMUTATOR WORD ATTRIBUTES SETUP COMMAND 0X1109...............................................................................70
4.3.11 LDPC DUAL FSYNC PATTERN PRI.SETUP COMMAND 0X110A ....................................................................................73
4.3.12 LDPC DECODER SETUP COMMAND 0X110C...................................................................................................................75
4.3.13 LDPC DECODER ADVANCED SETUP COMMAND 0X110D..............................................................................................77
4.3.14 PSK RECEIVER DEMODULATOR SETUP COMMAND 0X110E...........................................................................................78
4.3.15 TX PCM ENCODER SETUP COMMAND 0X1112 ..............................................................................................................80
4.3.16 LDPC ENCODER SETUP COMMAND 0X1113 ...................................................................................................................81
4.4.1 PCM/FM RECEIVER SETUP COMMAND 0X1200.............................................................................................................83
4.4.2 PCM/FM RECEIVER AUXILIARY SETUP COMMAND 0X1201..........................................................................................87
4.4.3 PCM/FM COMBINER SETUP COMMAND 0X1205..........................................................................................................89
4.4.4 PCMFM RECEIVER DEMODULATOR SETUP COMMAND 0X120E ..................................................................................90
4.5.1 MHCPM RECEIVER SETUP COMMAND 0X1300..............................................................................................................93
4.5.2 MHCPM RECEIVER AUXILIARY SETUP COMMAND 0X1301...........................................................................................96
4.5.3 MHCPM COMBINER SETUP COMMAND 0X1305...........................................................................................................98
4.5.4 MHCPM RECEIVER DEMODULATOR SETUP COMMAND 0X130E .................................................................................99
4.6.1 BIT SYNCHRONIZER SETUP COMMAND 0X1400 ...........................................................................................................102
4.6.2 BIT SYNCHRONIZER AUXILIARY SETUP COMMAND 0X1401........................................................................................104
4.6.3 BIT SYNCHRONIZER DEMODULATOR SETUP COMMAND 0X140E...............................................................................105
4.7.1 AVAILABLE OPERATIONAL MODES STATUS MESSAGE 0X2000 ...................................................................................107
4.7.2 SYSTEM VALUES STATUS MESSAGE 0X2001..................................................................................................................108
4.7.3 NETWORK VALUES STATUS MESSAGE 0X2002..............................................................................................................109
4.7.4 IDENTITY VALUES STATUS MESSAGE 0X2003................................................................................................................110
4.7.5 USER EEPROM PAGE STATUS MESSAGE 0X2009........................................................................................................112
4.7.5.1 EEPROM PAGE 0COMMUNICATIONS CONFIGURATION.............................................................................................114
4.7.5.2 EEPROM PAGE 2FIRMWARE CONFIGURATION............................................................................................................115
4.7.5.3 EEPROM PAGE 3FIRMWARE CONFIGURATION –PG2................................................................................................116
4.7.5.4 EEPROM PAGE 4HARDWARE CONFIGURATION 1.......................................................................................................117
4.7.5.5 EEPROM PAGE 5HARDWARE CONFIGURATION 2.......................................................................................................118
4.7.5.6 EEPROM PAGE 6HARDWARE CONFIGURATION 3.......................................................................................................119
4.7.5.7 EEPROM PAGE7RECEIVER RF CONFIGURATION .........................................................................................................120
4.7.5.8 EEPROM PAGE8RECEIVER LOCK DETECTOR THRESHOLD VALUES............................................................................121
4.7.5.9 EEPROM PAGE 9RECEIVER IF CONFIGURATION..........................................................................................................122
4.7.5.10 EEPROM PAGE 10 RECEIVER IF CONFIGURATION 2...........................................................................................123
4.7.5.11 EEPROM PAGE 12 RECEIVER VIDEO FILTER CONFIGURATION 1.......................................................................124
4.7.5.12 EEPROM PAGE 13 RECEIVER VIDEO FILTER CONFIGURATION 3.......................................................................125
4.7.5.13 EEPROM PAGE 15 AM CONFIGURATION 1 ........................................................................................................126
4.7.5.14 EEPROM PAGE 16 AM CONFIGURATION 2 ........................................................................................................127
4.7.5.15 EEPROM PAGE 18 RECEIVER MISCELLANEOUS CONFIGURATION 1.................................................................128
4.7.5.16 EEPROM PAGE 19 RECEIVER MISCELLANEOUS CONFIGURATION 2.................................................................129
4.7.5.17 EEPROM PAGE 31 USER IO CONFIGURATION....................................................................................................130
4.7.6 NAND FLASH FILE DIRECTORY COMMAND MESSAGE 0X2010 .................................................................................131
4.7.7 RETRIEVE NAND FLASH FILE HEADER COMMAND MESSAGE 0X2011......................................................................133
4.8.1 GENERAL STATUS MESSAGE 0X2100..............................................................................................................................135
4.8.2 RXBERT VALUES STATUS MESSAGE 0X2103..................................................................................................................136
4.8.3 FRAME SYNC PATTERN STATUS MESSAGE 0X2104.......................................................................................................138
4.8.4 COMBINER VALUES STATUS MESSAGE 0X2105.............................................................................................................139
4.8.5 IRIG READER STATUS MESSAGE 0X2106.......................................................................................................................140

LS-28-DRSM Interface Control Document 5/2/2019
DOC-28M-01-ICD-07 Lumistar Inc. 5
4.8.6 DUAL STREAM FSYNC PATTERN STATUS MESSAGE 0X210A.......................................................................................142
4.8.7 LDPC DECODER STATUS MESSAGE 0X210C.................................................................................................................143
4.8.8 LDPC ENCODER STATUS MESSAGE 0X2113.................................................................................................................145
4.9.1 CURRENT PRIMARY PSK SETUP STATUS MESSAGE 0X4100........................................................................................147
4.9.2 CURRENT SECONDARY PSK SETUP STATUS MESSAGE 0X4101 ..................................................................................150
4.9.3 CURRENT TXBERT SETUP STATUS MESSAGE 0X4102 ...................................................................................................152
4.9.4 CURRENT RXBERT SETUP STATUS MESSAGE 0X4103...................................................................................................154
4.9.5 CURRENT PSK COMBINER SETUP STATUS MESSAGE 0X4105.....................................................................................156
4.9.6 CURRENT IRIG TIME READER SETUP STATUS MESSAGE 0X4106................................................................................157
4.9.7 CURRENT IRIG TIME GENERATOR SETUP STATUS MESSAGE 0X4107 ........................................................................159
4.9.8 CURRENT DECOMMUTATOR SETUP STATUS MESSAGE 0X4108..................................................................................161
4.9.9 DUAL LENGTH FSYNC PATTERN SETUP STATUS MESSAGE 0X410A...........................................................................163
4.9.10 CURRENT LDPC DECODER PRIMARY SETUP STATUS MESSAGE 0X410C...................................................................165
4.9.11 TX PCM ENCODER SETUP STATUS MESSAGE 0X4112 ................................................................................................166
4.10.1 CURRENT PRIMARY PCMFM SETUP STATUS MESSAGE 0X4200................................................................................168
4.10.2 CURRENT AUXILIARY PCMFM SETUP STATUS MESSAGE 0X4201 .............................................................................171
4.10.3 CURRENT PCMFM COMBINER SETUP STATUS MESSAGE 0X4205.............................................................................173
4.11.1 CURRENT PRIMARY MHCPM SETUP STATUS MESSAGE 0X4300...............................................................................175
4.11.2 CURRENT AUXILIARY MHCPM SETUP STATUS MESSAGE 0X4301 ...........................................................................178
4.11.3 CURRENT MHCPM COMBINER SETUP STATUS MESSAGE 0X4305............................................................................180
4.11.4 CURRENT PRIMARY BITSYNC SETUP STATUS MESSAGE 0X4400.................................................................................181
4.11.5 CURRENT AUXILIARY BIT SYNC SETUP STATUS MESSAGE 0X4401 ............................................................................183
5. UDP/TCP STREAMING/RECORDING DATA MESSAGE DEFINITIONS .............................................186
5.1.1 GRAPHING DATAGRAM HEADER ......................................................................................................................................186
5.1.2 CONSTELLATION DATAGRAM............................................................................................................................................187
5.1.2.1 UDP CONSTELLATION DATAGRAM -INDEX 0PAYLOAD..............................................................................................188
5.1.2.2 UDP CONSTELLATION DATAGRAM -INDEX 1PAYLOAD..............................................................................................189
5.1.2.3 UDP CONSTELLATION DATAGRAM -INDEX 3PAYLOAD..............................................................................................190
5.1.3.1 UDP EYE PATTERN DATAGRAM -INDEX 0PAYLOAD....................................................................................................192
5.1.3.2 UDP EYE PATTERN DATAGRAM -INDEX 1PAYLOAD....................................................................................................193
5.1.3.3 UDP EYE PATTERN DATAGRAM -INDEX 2PAYLOAD....................................................................................................194
5.1.3.4 UDP EYE PATTERN DATAGRAM -INDEX 3PAYLOAD....................................................................................................195
5.1.4.1 UDP SPECTRUM ANALYSIS DATAGRAM -INDEX 0PAYLOAD......................................................................................196
5.1.4.2 UDP SPECTRUM ANALYSIS DATAGRAM -INDEX 1PAYLOAD......................................................................................197
5.1.4.3 UDP SPECTRUM ANALYSIS DATAGRAM -INDEX 2PAYLOAD......................................................................................198
5.1.4.4 UDP SPECTRUM ANALYSIS DATAGRAM -INDEX 3PAYLOAD......................................................................................199
5.1.4.5 UDP SPECTRUM ANALYSIS DATAGRAM -INDEX 4PAYLOAD......................................................................................200
5.1.4.6 UDP SPECTRUM ANALYSIS DATAGRAM -INDEX 5PAYLOAD......................................................................................201
5.1.4.7 UDP SPECTRUM ANALYSIS DATAGRAM -INDEX 6PAYLOAD......................................................................................202
5.1.4.8 UDPSPECTRUM ANALYSIS DATAGRAM -INDEX 7PAYLOAD......................................................................................203
5.1.4.9 UDP SPECTRUM ANALYSIS DATAGRAM -INDEX 8PAYLOAD......................................................................................204
5.1.4.10 UDP SPECTRUM ANALYSIS DATAGRAM -INDEX 9PAYLOAD.............................................................................205
5.1.4.11 UDP SPECTRUM ANALYSIS DATAGRAM -INDEX 10 PAYLOAD ..........................................................................206
5.1.4.12 UDP SPECTRUM ANALYSIS DATAGRAM -INDEX 11 PAYLOAD ..........................................................................207
5.2.1 CONSOLIDATED STATUS MESSAGE ..................................................................................................................................208
5.2.2 CONSOLIDATED STATUS UDP MESSAGE CONTENT ......................................................................................................208
5.2.2.1 CONSOLIDATED STATUS MESSAGE CONTENT –PAYLOAD INDEX 0 ............................................................................209

LS-28-DRSM Interface Control Document 5/2/2019
DOC-28M-01-ICD-07 Lumistar Inc. 6
5.2.2.2 CONSOLIDATED STATUS MESSAGE CONTENT –PAYLOAD INDEX 1 ............................................................................210
5.2.2.3 CONSOLIDATED STATUS MESSAGE CONTENT –PAYLOAD INDEX 2 ............................................................................211
5.2.2.4 CONSOLIDATED STATUS MESSAGE CONTENT –PAYLOAD INDEX 3 ............................................................................212
5.2.2.5 CONSOLIDATED STATUS MESSAGE CONTENT –PAYLOAD INDEX 4 ............................................................................213
5.2.2.6 CONSOLIDATED STATUS MESSAGE CONTENT –PAYLOAD INDEX 5 ............................................................................214
5.2.2.7 CONSOLIDATED STATUS MESSAGE CONTENT –PAYLOAD INDEX 6 ............................................................................215
5.2.2.8 CONSOLIDATED STATUS MESSAGE CONTENT –PAYLOAD INDEX 7 ............................................................................216
5.2.2.9 CONSOLIDATED STATUS MESSAGE CONTENT –PAYLOAD INDEX 8 ............................................................................217
5.2.2.10 CONSOLIDATED STATUS MESSAGE CONTENT –PAYLOAD INDEX 9...................................................................218
5.2.2.11 CONSOLIDATED STATUS MESSAGE CONTENT –PAYLOAD INDEX 10.................................................................219
5.2.2.12 CONSOLIDATED STATUS MESSAGE CONTENT –PAYLOAD INDEX 11.................................................................220
5.2.2.13 CONSOLIDATED STATUS MESSAGE CONTENT –PAYLOAD INDEX 12.................................................................221
5.2.2.14 CONSOLIDATED STATUS MESSAGE CONTENT –PAYLOAD INDEX 13.................................................................222
5.2.3 REAL-TIME DATA STREAMING..........................................................................................................................................222
5.2.4 DATA PACKAGE FORMATS.................................................................................................................................................224
5.2.4.1 DATAGRAM HEADER..........................................................................................................................................................225
5.2.4.2 FRAME HEADER ..................................................................................................................................................................226
5.2.4.2.1 FRAME HEADER –DATA TYPE .................................................................................................................................227
5.2.4.2.2 FRAME HEADER –TIME TYPE FIELD ........................................................................................................................227
5.2.4.2.3 FRAME HEADER –TIME STAMP FIELD ....................................................................................................................228
5.2.4.2.4 FRAME HEADER –CHANNEL FIELD .........................................................................................................................229
5.2.4.2.5 FRAME HEADER –FRAME SYNC FIELD....................................................................................................................229
5.2.4.2.6 FRAME HEADER –DECOM FIELD.............................................................................................................................229
5.2.4.3 FRAME DATA.......................................................................................................................................................................230
5.2.5 DATA PACKAGE FORMAT -RECORDING DATA...............................................................................................................230

LS-28-DRSM Interface Control Document 5/2/2019
DOC-28M-01-ICD-07 Lumistar Inc. 7
List of Figures
Figure 1-1 Document Flag Formats.......................................................................................................................................... 15
Figure 2-1 Block Diagram: Slice 1 - RF to IF Downconversion...................................................................................... 18
Figure 2-2 Block Diagram: Slice 2 - 2nd IF and Analog Processing.............................................................................. 19
Figure 2-3 Block Diagram: Slice 3 - Digital Signal Processing ...................................................................................... 19
Figure 2-4 Block Diagram: Slice 4 –Processing, Storage and DC Power Conversion ......................................... 20
Figure 3-1 Interface Capabilities Matrix .................................................................................................................................. 21
Figure 3-2 General Message Structure.................................................................................................................................... 23
Figure 3-3 Ping Series 0x0000 Command and Response Message............................................................................. 23
Figure 4-1 Ping Series 0x0000 Command and Response Message............................................................................. 25
Figure 4-2 Set Receiver Operational Mode Command Message.................................................................................. 26
Figure 4-3 Set Receiver Operationa Mode Response Message 0x1000 .................................................................... 26
Figure 4-4 Mode Command Message 0x1001 ..................................................................................................................... 27
Figure 4-5 Mode Command Response Message 0x1001 ................................................................................................ 28
Figure 4-6 Null Mode Command/Response Message Bodies ....................................................................................... 28
Figure 4-7 Sub-Model Number Command/Response Message Bodies.................................................................... 28
Figure 4-8 Serial Number Command/Response Message Bodies................................................................................ 29
Figure 4-9 DSP2 Firmware Version Command/Response Message Bodies ............................................................. 29
Figure 4-10 DSP Firmware Version Command/Response Message Bodies ............................................................. 30
Figure 4-11 Blink LEDs Command/Response Message Bodies ..................................................................................... 30
Figure 4-12 FPGA Version Mode Command/Response Message Bodies ................................................................. 31
Figure 4-13 PCB Revision Command/Response Message Bodies................................................................................ 31
Figure 4-14 DSP Compilier Version Command/Response Message Bodies ............................................................ 32
Figure 4-15 Set Internal Ref Clock Command/Response Message Bodies............................................................... 32
Figure 4-16 Invalid Mode Command Response Body....................................................................................................... 33
Figure 4-17 Continous UDP Data Request Command Message 0x1002 ................................................................... 33
Figure 4-18 Continous UDP Data Request Response 0x1002........................................................................................ 34
Figure 4-19 User Note Command Message 0x1003 .......................................................................................................... 35
Figure 4-20 User Note Response Message 0x1003............................................................................................................ 36
Figure 4-21 Front End Status Command Message 0x1004 ............................................................................................. 36
Figure 4-22 Front End Steering Status Response Message 0x1004............................................................................. 37
Figure 4-23 IF ADC Time Constant Command Message 0x1006 .................................................................................. 38
Figure 4-24 IF ADC Time Constant Response Message 0x1006.................................................................................... 39
Figure 4-25 Set Video Out Power Command Message 0x1007.................................................................................... 39
Figure 4-26 Set Video Out Power Response Message 0x1007...................................................................................... 40
Figure 4-27 Permitted Options Status Command Message 0x1008 ........................................................................... 40
Figure 4-28 Permitted Options Response Message 0x1008........................................................................................... 41
Figure 4-29 Load New License File Command Message 0x1009.................................................................................. 44
Figure 4-30 Load New License File Status Response Message 0x1009...................................................................... 44
Figure 4-31 AM Gain Default Value Command/Response Message 0x100A .......................................................... 45
Figure 4-32 Open Collector Out Discrete Settings Command Message 0x100C ................................................... 45
Figure 4-33 Open Collector Out Discrete Settings Response Message 0x100C..................................................... 46
Figure 4-34 Load General Command File Command Message 0x100D .................................................................... 47
Figure 4-35 Load General Command File Response Message 0x100D..................................................................... 47
Figure 4-36 Set Boot State Command Message 0x100E.................................................................................................. 47
Figure 4-37 Set Boot State Command File Response Message 0x100E..................................................................... 48
Figure 4-38 Start or Stop NAND Flash File Recording Command Message 0x1010 ............................................ 49

LS-28-DRSM Interface Control Document 5/2/2019
DOC-28M-01-ICD-07 Lumistar Inc. 8
Figure 4-39 Start or Stop NAND Flash File Recording Response Message 0x1010 .............................................. 50
Figure 4-40 NAND Flash Monitor Command/Status Message 0x1011...................................................................... 51
Figure 4-41 NAND (Recording) Flash Download File Command Message 0x1012............................................... 52
Figure 4-42 NAND Flash (Rec. Memory) Download File Status Repsonse Message 0x1012............................. 52
Figure 4-43 PSK Receiver Setup Command Message 0x1100 ....................................................................................... 53
Figure 4-44 PSK Receiver PCM Input Decoder Selections............................................................................................... 55
Figure 4-45 PSK Receiver Setup Response Message 0x1100 ......................................................................................... 56
Figure 4-46 PSK Receiver Aux Setup Command Message 0x1101 .............................................................................. 57
Figure 4-47 PSK Receiver Aux Setup Response Message 0x1101 ................................................................................ 57
Figure 4-48 Receiver TX BERT Setup Command Message 0x1102............................................................................... 58
Figure 4-49 Receiver TX BERT Pattern Selects/Output Encoder Tables ..................................................................... 59
Figure 4-50 Receiver TX BERT Setup Status Message 0x1102 ....................................................................................... 59
Figure 4-51 Receiver RX BERT Setup Command Message 0x1103 .............................................................................. 60
Figure 4-52 Receiver RX BERT Pattern Selects/Input Decoder Tables ........................................................................ 61
Figure 4-53 Receiver RX BERT Setup Response Message 0x1103................................................................................ 61
Figure 4-54 Frame Synchronizer Setup CommandMessage 0x1104........................................................................... 62
Figure 4-55 Frame Synchronizer Barker Codes/Input Sources ...................................................................................... 63
Figure 4-56 Frame Synchronizer Setup Response Message 0x1104 ........................................................................... 63
Figure 4-57 PSK Combiner Setup Command Message 0x1105 .................................................................................... 64
Figure 4-58 PSK Combiner Setup Response Message 0x1105 ...................................................................................... 65
Figure 4-59 IRIG Time Reader Setup Command Message 0x1106 .............................................................................. 65
Figure 4-60 IRIG Time Reader Setup Response Message 0x1106 ................................................................................ 66
Figure 4-61 IRIG Time Generator Setup Command Message 0x1107 ........................................................................ 67
Figure 4-62 IRIG Time Generator Setup Response Message 0x1107.......................................................................... 68
Figure 4-63 Decommutator Setup Command Message 0x1108................................................................................... 69
Figure 4-64 Decommutator Setup Response Message 0x1108 .................................................................................... 70
Figure 4-65 Decommutator Word Attributes Setup Command Message 0x1109................................................. 71
Figure 4-66 Decommutator Word Attributes Setup Response Message 0x1109 - Read.................................... 72
Figure 4-67 Decommutator Word Attributes Setup Response Message 0x1109 - Write................................... 73
Figure 4-68 LDPC Dual FSync Pattern Pri. Setup Command Message 0x110A ....................................................... 74
Figure 4-69 LDPC Dual FSync Pattern Pri. Setup Response Message 0x110A......................................................... 75
Figure 4-70 LDPC Decoder Setup Command Message 0x110C.................................................................................... 76
Figure 4-71 LDPC Decoder Setup Response Message 0x110C ..................................................................................... 77
Figure 4-72 LDPC Decoder Advanced Setup Command Message 0x110D.............................................................. 77
Figure 4-73 LDPC Decoder Advanced Setup Response Message 0x110D................................................................ 78
Figure 4-74 PSK Receiver Demodulator Setup Command Message 0x110E ........................................................... 78
Figure 4-75 PSK Receiver PCM Output Encoder Selections............................................................................................ 79
Figure 4-76 PSK Receiver Demodulator Setup Response Message 0x110E............................................................. 80
Figure 4-77 TX PCM Encoder Setup Command Message 0x1112................................................................................ 80
Figure 4-78 TX PCM Encoder Setup Response Message 0x1112 ................................................................................. 81
Figure 4-79 TX PCM Encoder Types ......................................................................................................................................... 81
Figure 4-80 LDPC Encoder Setup Command Message 0x1113..................................................................................... 81
Figure 4-81 LDPC Encoder Setup Response Message 0x1113 ...................................................................................... 82
Figure 4-82 PCM/FM Receiver Setup Command Message 0x1200 ............................................................................. 83
Figure 4-83 PCM/FM Receiver PCM Input Decoder Tables ............................................................................................ 86
Figure 4-84 PCM/FM Receiver Setup Response Message 0x1200 ............................................................................... 87
Figure 4-85 PCM/FM Receiver Aux Setup Command Message 0x1201 .................................................................... 88
Figure 4-86 PCM/FM Receiver Aux Setup Response Message 0x1201 ...................................................................... 88

LS-28-DRSM Interface Control Document 5/2/2019
DOC-28M-01-ICD-07 Lumistar Inc. 9
Figure 4-87 PCM/FM Combiner Setup Command Message 0x1205 .......................................................................... 89
Figure 4-88 PCM/FM Combiner Setup Response Message 0x1205 ............................................................................ 90
Figure 4-89 PCMFM Receiver Demodulator Setup Command Message 0x120E ................................................... 90
Figure 4-90 PCMFM Receiver PCM Output Encoder Selections ................................................................................... 91
Figure 4-91 PCMFM Receiver Demodulator Setup Response Message 0x120E..................................................... 92
Figure 4-92 MH-CPM Receiver Setup Command Message 0x1300 ............................................................................ 93
Figure 4-93 MH-PCM Receiver PCM Input Decoder Selections.................................................................................... 95
Figure 4-94 MH-CPM Receiver Setup Response Message 0x1300.............................................................................. 96
Figure 4-95 MH-CPM Receiver Aux Setup Command Message 0x1301 ................................................................... 97
Figure 4-96 MH-CPM Receiver Aux Setup Response Message 0x1301 ..................................................................... 97
Figure 4-97 MH-CPM Combiner Setup Command Message 0x1305 ......................................................................... 98
Figure 4-98 MH-CPM Combiner Setup Response Message 0x1305 ........................................................................... 99
Figure 4-99 MH-CPM Receiver Demodulator Setup Command Message 0x130E ................................................ 99
Figure 4-100 MH-CPM Receiver PCM Output Encoder Selections ............................................................................100
Figure 4-101 MH-CPM Receiver Demodulator Setup Response Message 0x130E .............................................101
Figure 4-102 Bit Synchronizer Setup Command Message 0x1400 ............................................................................102
Figure 4-103 Bit Synchronizer PCM Input Decoder Selections....................................................................................103
Figure 4-104 Bit Synchronizer Setup Response Message 0x1400..............................................................................103
Figure 4-105 Bit Synchronizer Aux Setup Command Message 0x1401 ...................................................................104
Figure 4-106 Bit Synchronizer Aux Setup Command Message 0x1401 ...................................................................104
Figure 4-107 Bit Synchronizer Demodulator Setup Command Message 0x140E ................................................105
Figure 4-108 Bit Synchronizer PCM Output Encoder Selections.................................................................................106
Figure 4-109 Bit Synchronizer Demodulator Setup Command Message 0x140E ................................................106
Figure 4-110 Available Operational Modes Status Command/Response Message 0x2000............................107
Figure 4-111 System Values Status Command Message 0x2001 ...............................................................................108
Figure 4-112 System Values Status Response Message 0x2001.................................................................................109
Figure 4-113 Network Values Status Command Message 0x2002 ............................................................................109
Figure 4-114 Network Values Status Response Message 0x2002 ..............................................................................110
Figure 4-115 Indentity Values Status Command Message 0x2003............................................................................110
Figure 4-116 Indentity Values Status Response Message 0x2003 .............................................................................111
Figure 4-117 Demod FPGA Boot Personalities...................................................................................................................111
Figure 4-118 EEPROM Page Status Command/Response Message 0x2009..........................................................113
Figure 4-119 NAND Flash (Recording Memory) File Directory Command Message 0x2010..........................131
Figure 4-120 NAND Flash (Recording Memory) File Directory Response Message 0x2010............................132
Figure 4-121 Retrieve NAND Flash (Rec. Memory) File Header Command Message 0x2011 ........................134
Figure 4-122 Retrieve NAND Flash (Rec. Memory) File Header Response Message 0x2011 ..........................134
Figure 4-123 General Status Commmand Message 0x2100.........................................................................................135
Figure 4-124 General Status Response Message 0x2100 ..............................................................................................135
Figure 4-125 RXBert Values Status Command Message 0x2103................................................................................136
Figure 4-126 RXBert Values Status Response Message 0x2103..................................................................................137
Figure 4-127 Frame Sync Status Command Message 0x2104.....................................................................................138
Figure 4-128 Frame Sync Status Response Message 0x2104.......................................................................................138
Figure 4-129 Combiner Values Status Cmd/Response Message 0x2105 ................................................................139
Figure 4-130 Combiner Status Response Formulas .........................................................................................................140
Figure 4-131 IRIG Reader Status Command Message 0x2106 ....................................................................................140
Figure 4-132 IRIG Reader Status Response Message 0x2106......................................................................................141
Figure 4-133 Dual Stream FSync Pattern Status Command Message 0x210A......................................................142
Figure 4-134 Dual Stream FSync Pattern Status Command Response Message 0x210A .................................142

LS-28-DRSM Interface Control Document 5/2/2019
DOC-28M-01-ICD-07 Lumistar Inc. 10
Figure 4-135 LDPC Decoder Status Command Message 0x210C...............................................................................143
Figure 4-136 LDPC Decoder Status Response Message 0x210C ................................................................................144
Figure 4-137 LDPC Encoder Status Command Message 0x2113................................................................................145
Figure 4-138 LDPC Encoder Status Response Message 0x2113 .................................................................................146
Figure 4-139 Current Primary PSK Setup Status Command Message 0x4100 ......................................................147
Figure 4-140 PCM Input Decoder Selection Table ...........................................................................................................147
Figure 4-141 Current Primary PSK Setup Status Response Message 0x4100........................................................148
Figure 4-142 Current Secondary PSK Setup Status Command Message 0x4101 ................................................150
Figure 4-143 Current Secondary PSK Setup Status Response Message 0x4101 ..................................................150
Figure 4-144 PCM Output Encoder Selection Table ........................................................................................................152
Figure 4-145 Current TX Bert Setup Status Command Message 0x4102 ................................................................152
Figure 4-146 Current TX Bert Setup Status Response Message 0x4102..................................................................153
Figure 4-147 Current TX Bert Setup Status Pattern and Output Encoder Selects................................................154
Figure 4-148 Current RX Bert Setup Status Command Message 0x4103................................................................154
Figure 4-149 Current RX Bert Setup Status Response Message 0x4103 .................................................................155
Figure 4-150 Current RX Bert Setup Status Input Decoder Selects ...........................................................................156
Figure 4-151 Current PSK Combiner Setup Status Command Message 0x4105..................................................156
Figure 4-152 Current PSK Combiner Setup Status Response Message 0x4105 ...................................................157
Figure 4-153 Current IRIG Time Reader Setup Status Command/Response Message 0x4106 ......................158
Figure 4-154 Current IRIG Time Gen. Setup Status Cmd/Response Message 0x4107.......................................160
Figure 4-155 Current Decommutator Setup Status Command Message 0x4108................................................161
Figure 4-156 Current Decommutator Setup Status Response Message 0x4108 .................................................162
Figure 4-157 Dual Length FSync Pattern Setup Status Command Message 0x410A .........................................163
Figure 4-158 Dual Length FSync Pattern Setup Status Response Message 0x410A...........................................164
Figure 4-159 Current LDPC Decoder Pri. Setup Status Command Message 0x410C .........................................165
Figure 4-160 Current LDPC Decoder Pri. Setup Status Response Message 0x410C...........................................165
Figure 4-161 Current LDPC Decoder Pri. Setup Status Command Message 0x410C .........................................166
Figure 4-162 Current LDPC Decoder Pri. Setup Status Response Message 0x410C ...........................................166
Figure 4-163 Current Primary PCM FM Setup Status Command Message 0x4200.............................................168
Figure 4-164 Current Primary PCMFM Setup Status Response Message 0x4200 ...............................................169
Figure 4-165 Current Primary PCMFM Setup PCM Input Decoder Selection Table............................................171
Figure 4-166 Current Secondary PCMFM Setup Status Command Message 0x4201 ........................................171
Figure 4-167 Current Secondary PCMFM Setup Status Response Message 0x4201..........................................172
Figure 4-168 PCM Output Encoder Selection Table ........................................................................................................173
Figure 4-169 Current PCMFM Combiner Setup Status Command Message 0x4205 .........................................173
Figure 4-170 Current PCMFM Combiner Setup Status Response Message 0x4205 ...........................................174
Figure 4-171 Current Primary MH-CPM Setup Status Command Message 0x4300...........................................175
Figure 4-172 Current Primary MH-CPM Setup Status Response Message 0x4300.............................................176
Figure 4-173 Current Primary MH-CPM Setup PCM Input Decoder Selection Table.........................................178
Figure 4-174 Current Secondary MH-CPM Setup Status Command Message 0x4301 .....................................178
Figure 4-175 Current Secondary MH-CPM Setup Status Response Message 0x4301.......................................179
Figure 4-176 Current Sec MH-CPM Output Encoder Selection Table ......................................................................180
Figure 4-177 Current MH-CPM Combiner Setup Status Command Message 0x4305 ......................................180
Figure 4-178 Current MH-CPM Combiner Setup Status Response Message 0x4305 ........................................181
Figure 4-179 Current Primary Bitsync Setup Status Command Message 0x4400................................................182
Figure 4-180 Current Primary Bitsync Setup Status Response Message 0x4400 .................................................182
Figure 4-181 Current Primary Bit Sync Setup PCM Input Decoder Selection Table............................................183
Figure 4-182 Current Secondary Bit Sync Setup Status Command Message 0x4401 ........................................183

LS-28-DRSM Interface Control Document 5/2/2019
DOC-28M-01-ICD-07 Lumistar Inc. 11
Figure 4-183 Current Secondary Bit Sync Setup Status Response Message 0x4401..........................................184
Figure 4-184 Current Sec Bit Sync Output Encoder Selection Table.........................................................................185
Figure 5-1 Graphing UDP Datagram Header Contents ..................................................................................................186
Figure 5-2 Data Packet Transfer Case Definitions.............................................................................................................223
Figure 5-3 Example of real-time streaming package set (SOY)...................................................................................224
Figure 5-4 Datagram header format ......................................................................................................................................225
Figure 5-5 Frame header: Raw Data Format - Seconds of Year (SOY)......................................................................226
Figure 5-6 Frame header: Decom Format - Binary Coded Decimal (BCD)..............................................................227
Figure 5-7 Frame Time Stamp: Seconds of Year (SOY)..................................................................................................228
Figure 5-8 Frame Time Stamp: Binary Coded Decimal (BCD) .....................................................................................228
Figure 5-9 Example of recording data package set (SOY).............................................................................................231

LS-28-DRSM Interface Control Document 5/2/2019
DOC-28M-01-ICD-07 Lumistar Inc. 12
List of Tables
Table 2-1 General Device Specifications Table .................................................................................................................... 17
Table 3-1 Ethernet Port Assignments Table .......................................................................................................................... 22
Table 4-1 0x1000 Set Receiver Operational Mode Command Message Bits Definitions.................................... 26
Table 4-2 0x1001 Command Message Bit Definitions ...................................................................................................... 27
Table 4-3 0x1002 Continuious UDP Data Request Message Bit Definitions ............................................................ 34
Table 4-4 0x1003 User Note Command Message Bit Definitions ................................................................................ 35
Table 4-5 0x1004 Front End Steering Command Message Bit Definitions ............................................................... 36
Table 4-6 0x1004 Front End Status Command Response Bit Definitions.................................................................. 38
Table 4-7 0x1006 IF ADC Time Command Message Bit Definitions............................................................................ 38
Table 4-8 0x1006 IF ADC Time Command Status Bit Definitions ................................................................................. 39
Table 4-9 0x1007 Set Video Out Power Command Message Bit Definitions .......................................................... 39
Table 4-10 0x1008 Permitted Options Response Message Bit Definitions............................................................... 43
Table 4-11 0x1009 Load New License File Command Message Bit Definitions...................................................... 44
Table 4-12 0x1009 Load New License Response Message Bit Definitions................................................................ 44
Table 4-13 0x100A AM Gain Default Response Message Bit Definitions .................................................................. 45
Table 4-14 0x100C Open Collector Out Discrete Settings Command Message Bit Definitions....................... 46
Table 4-15 0x100C Open Collector Out Discrete Settings Response Message Bit Definitions......................... 46
Table 4-16 0x100D Load General Command File Command Message Bit Definitions ........................................ 47
Table 4-17 0x100D Load General Command File Response Message Bit Definitions.......................................... 47
Table 4-18 0x100E Set Boot State Command Message Bit Definitions...................................................................... 48
Table 4-19 0x1010 Start or Stop NAND Flash File Recording Cmd Message Bit Definitions............................ 50
Table 4-20 0x1010 Start or Stop NAND Flash File Recording Status Message Bit Definitions ......................... 50
Table 4-21 0xx1011 NAND Flash Monitor Status Message Bit Definitions............................................................... 51
Table 4-22 0x1012 NAND Flash (Rec. Memory) Download File Cmd Message Bit Definitions ........................ 52
Table 4-23 0x1012 NAND Flash Download File Status Repsonse Message Bit Definitions ............................... 52
Table 4-24 0x1100 PSK Receiver Setup Status Command Message Bit Definitions.............................................. 55
Table 4-25 0x1100 PSK Receiver Setup Status Repsonse Message Bit Definitions ............................................... 56
Table 4-26 0x1101 PSK Receiver Aux Setup Command Message Bit Definitions .................................................. 57
Table 4-27 0x1102 Receiver TX BERT Setup Command Message Bit Definitions .................................................. 58
Table 4-28 0x1103 Receiver RX BERT Setup Command Message Bit Definitions .................................................. 60
Table 4-29 0x1104 Frame Synchronizer Setup Command Message Bit Definitions ............................................. 62
Table 4-30 0x1104 Frame Synchronizer Setup Response Message Bit Definitions ............................................... 63
Table 4-31 0x1105 PSK Combiner Command Message Bit Definitions ..................................................................... 64
Table 4-32 0x1106 IRIG Time Reader Setup Command Message Bit Definitions .................................................. 66
Table 4-33 0x1106 IRIG Time Reader Setup Response Message Bit Definitions .................................................... 66
Table 4-34 0x1107 IRIG Time Generator Setup Command Message Bit Definitions ............................................ 68
Table 4-35 0x1108 Decommutator Setup Command Message Bit Definitions....................................................... 70
Table 4-36 0x1108 Decommutator Setup Response Message Bit Definitions ........................................................ 70
Table 4-37 0x1109 Decommutator Word Attributes Setup Cmd Message Bit Definitions ................................ 71
Table 4-38 0x1109 Decom Word Attributes Setup Response Message Bit Definitions - RD ............................ 72
Table 4-39 0x1109 Decom Word Attributes Setup Response Message Bit Definitions-WR.............................. 73
Table 4-40 0x110A LDPC Dual FSync Pattern Pri. Setup Command Message Bit Definitions ........................... 75
Table 4-41 0x110C LDPC Decoder Setup Command Message Bit Definitions........................................................ 77
Table 4-42 0x110D LDPC Decoder Advanced Setup Command Message Bit Definitions.................................. 78
Table 4-43 0x110E PSK Receiver Demodulator Setup Command Message Bit Definitions ............................... 79

LS-28-DRSM Interface Control Document 5/2/2019
DOC-28M-01-ICD-07 Lumistar Inc. 13
Table 4-44 0x1112 TX PCM Encoder Setup Command Message Bit Definitions.................................................... 80
Table 4-45 0x1113 LDPC Encoder Setup Command Message Bit Definitions......................................................... 82
Table 4-46 0x1200 PCM/FM Receiver Setup Command Message Bit Definitions ................................................. 85
Table 4-47 0x1200 PCM/FM Receiver Setup Status Response Message Bit Definitions ..................................... 87
Table 4-48 0x1201 PCM/FM Receiver Aux Setup Command Message Bit Definitions ....................................... 88
Table 4-49 0x1205 PCM/FM Combiner Setp Command Message Bit Definitions ................................................. 89
Table 4-50 0x120E PCMFM Receiver Demodulator Setup Command Message Bit Definitions ....................... 91
Table 4-51 0x1300 MH-CPM Receiver Setup Command Message Bit Definitions ................................................ 94
Table 4-52 0x1300 MH-CPM Receiver Setup Response Message Bit Definitions.................................................. 96
Table 4-53 0x1301 MH-CPM Receiver Aux Setup Command Message Bit Definitions ....................................... 97
Table 4-54 0x1305 MH-CPM Combiner Setup Command Message Bit Definitions ............................................. 99
Table 4-55 0x1301 MH-CPM Receiver Aux Setup Command Message Bit Definitions .....................................100
Table 4-56 0x1400 Bit Synchronizer Setup Command Message Bit Definitions...................................................102
Table 4-57 0x1400 Bit Synchronizer Setup Response Message Bit Definitions ....................................................103
Table 4-58 0x1401 Bit Synchronizer Aux Setup Command Message Bit Definitions..........................................104
Table 4-59 0x140E Bit Synchronizer Demodulator Setup Command Message Bit Definitions ......................105
Table 4-60 0x2000 Available Operational Mode Status Response Message Bit Definitions ...........................108
Table 4-61 0x2001 System Values Status Response Message Bit Definitions .......................................................109
Table 4-62 0x2002 Network Values Status Response Message Bit Definitions ....................................................110
Table 4-63 0x2003 Network Values Status Response Message Bit Definitions ....................................................112
Table 4-64 0x2009 EEPROM Page Status Response Message Bit Definitions .......................................................113
Table 4-65 0x2010 Recording File Directory Command Message Bit Definitions................................................131
Table 4-66 0x2010 Recording File Directory Response Message Bit Definitions .................................................133
Table 4-67 0x2011 Retrieve NAND Flash File Header Command Message Bit Definitions..............................134
Table 4-68 0x2011 Retrieve NAND Flash File Header Response Message Bit Definitions ...............................134
Table 4-69 0x2100 General Status Command Message Bit Definitions...................................................................135
Table 4-70 0x2100 General Status Response Message Bit Definitions.....................................................................136
Table 4-71 0x2103 RX Bert Values Status Command Message Bit Definitions .....................................................137
Table 4-72 0x2103 RX Bert Values Status Response Message Bit Definitions.......................................................137
Table 4-73 0x2104 Frame Sync Status Command Message Bit Definitions ...........................................................138
Table 4-74 0x2104 Frame Sync Status Response Message Bit Definitions .............................................................139
Table 4-75 0x2105 Combiner Values Status Response Message Bit Definitions..................................................140
Table 4-76 0x2106 IRIG Reader Status Response Message Bit Definitions ............................................................142
Table 4-77 0x210A Dual Stream FSync Pattern Status Command Response Message Bit Definitions .......143
Table 4-78 0x210C LDPC Decoder Status Response Message Bit Definitions.......................................................145
Table 4-79 0x2113 LDPC Encoder Status Response Message Bit Definitions........................................................146
Table 4-80 0x4100 Current Primary PSK Setup Command Message Bit Definitions ..........................................147
Table 4-81 0x4100 Current Primary PSK Setup Response Message Bit Definitions............................................149
Table 4-82 0x4101 Current Secondary PSK Setup Command Message Bit Definitions.....................................150
Table 4-83 0x4101 Current Secondary PSK Setup Response Message Bit Definitions ......................................151
Table 4-84 0x4102 Current TX Bert Setup Command Message Bit Definitions ....................................................153
Table 4-85 0x4102 Current TxBert Setup Response Message Bit Definitions ......................................................153
Table 4-86 0x4103 Current RX Bert Setup Command Message Bit Definitions....................................................154
Table 4-87 0x4103 Current RX Bert Setup Response Message Bit Definitions .....................................................155
Table 4-88 0x4105 Current PSK Combiner Setup Command Message Bit Definitions......................................156
Table 4-89 0x4105 Current PSK Combiner Setup Response Message Bit Definitions .......................................157
Table 4-90 0x4106 Current IRIG Time Reader Setup Response Message Bit Definitions .................................159
Table 4-91 0x4107 Current IRIG Time Generator Setup Response Message Bit Definitions ...........................161

LS-28-DRSM Interface Control Document 5/2/2019
DOC-28M-01-ICD-07 Lumistar Inc. 14
Table 4-92 0x4108 Current Decommutator Setup Command Message Bit Definitions....................................162
Table 4-93 0x4108 Current Decommutator Setup Response Message Bit Definitions......................................163
Table 4-94 0x410A Dual Length FSync Pattern Setup Response Message Bit Definitions...............................165
Table 4-95 Current LDPC Decoder Pri. Setup Response Message Bit Definitions ...............................................166
Table 4-96 Current LDPC Decoder Pri. Setup Response Message Bit Definitions ...............................................167
Table 4-97 0x4200 Current Primary PCMFM Setup Command Message Bit Definitions..................................168
Table 4-98 0x4200 Current Primary PCMFM Setup Response Message Bit Definitions....................................170
Table 4-99 0x4201 Current Secondary PCMFM Setup Command Message Bit Definitions ............................171
Table 4-100 0x4201 Current Secondary PCMFM Setup Response Message Bit Definitions ...........................172
Table 4-101 0x4205 Current PCMFM Combiner Setup Status Cmd Message Bit Definitions.........................173
Table 4-102 0x4205 Current PCMFM Combiner Setup Status Response Message Bit Definitions...............174
Table 4-103 0x4300 Current Primary MH-CPM Setup Command Message Bit Definitions.............................175
Table 4-104 0x4300 Current Primary MH-CPM Setup Response Message Bit Definitions ..............................177
Table 4-105 0x4301 Current Secondary MH-CPM Setup Command Message Bit Definitions.......................178
Table 4-106 0x4301 Current Secondary MH-CPM Setup Response Message Bit Definitions.........................179
Table 4-107 0x4305 Current MH-CPM Combiner Setup Status Cmd Message Bit Definitions......................180
Table 4-108 0x4305 Current MH-CPM Combiner Setup Response Message Bit Definitions..........................181
Table 4-109 0x4400 Current Primary Bitsync Setup Command Message Bit Definitions .................................182
Table 4-110 0x4400 Current Bitsync Setup Status Message Bit Definitions...........................................................182
Table 4-111 0x4401 Current Secondary Bit Sync Setup Command Message Bit Definitions..........................183
Table 4-112 0x4401 Current Secondary Bit Sync Setup Response Message Bit Definitions ...........................184
Table 5-1 UDP Graph Common Header Bit Definitions..................................................................................................186
Table 5-2 Frame Header Time Type Field Bit Definitions...............................................................................................227
Table 5-3 Frame Time Stamp Field SOY Bit Definitions..................................................................................................228
Table 5-4 Frame Time Stamp Field BCD Bit Definitions .................................................................................................229
Table 5-5 Frame Header Channel Field Bit Definitions ...................................................................................................229
Table 5-6 Frame Sync Field Bit Definitions ..........................................................................................................................229
Table 5-7 Frame Header Time Type Field Bit Definitions...............................................................................................230

LS-28-DRSM Interface Control Document 5/2/2019
DOC-28M-01-ICD-07 Lumistar Inc. 15
1. Document Introduction
1.1 General
This document provides the communications interface definitions for the LS-28-DRSM product line. It
defines the message formats and protocols for controlling and statusing the device via one of its interface
methods. From this point forward this document will simply be referred to as the Interface Control
Document (ICD).
1.2 Manual Format
This manual contains the following sections:
Chapter 1 provides a brief document overview
Chapter 2 provides a brief overview of the functional device
Chapter 3 provides a general description of the device’s interfaces
Chapter 4 contains TCP commamd/status message definitions
Chapter 5 contains UDP/TCP streaming data message definitions
1.3 Document Labels
Throughout this document, document flags will be used to emphasis warnings, cautions and important
information. Examples of these flags appear in Figure 1-1.
Figure 1-1 Document Flag Formats
It is important that the user pay particular attention to these document flags.

LS-28-DRSM Interface Control Document 5/2/2019
DOC-28M-01-ICD-07 Lumistar Inc. 16
2. Document Introduction
2.1 LS-28-DRSM Specifications
The LS-28-DRSM is a sophisticated, modular, dual channel digital receiving system that is capable of
being operated remotely. The device is composed of processing slices, each assigned to perform specific
tasks. The unit has been designed in such a manner that precludes the necessity of a commercial
operating system hosted within the device. The LS-28-DRSM is capable of many functions in the signal
processing and post processing arena. Please refer to the device sales literature for full details on
available options and capabilities.
Table 2-1 below provides general specifications for electrical, mechanical, and operational characteristics
of the LS28M product line. A series of sectional block diagrams of the LS28M are shown in Figure 2-1 thru
Figure 2-4.

LS-28-DRSM Interface Control Document 5/2/2019
DOC-28M-01-ICD-07 Lumistar Inc. 17
Category:
Specifications:
Details:
Mechanical
Envelope Dimensions (all slices)
6.00”(L) x 4.00”(W) x 1.672” (H) - PCI
Form Factor
Modular Brick
Weight
~ 32oz.
Electrical
Individual power requirements
9-42VDC
Nom. +24VDC @ 2.875A
Total Power (both Channels)
~ 60 Watts (mode and data rate dependent)
Performance
RF Tuner
RF Input Bands
Typ. Config. up to 5 Bands + 70MHz
Band range: 70MHz –6.2GHz
Alt. Config. allows up to 6 RF Bands (future)
Tuner Resolution
50kHz (Typical); 2Hz minimum
Frequency Accuracy
0.002% (Max.) 0.001% (Typical)
RF Input AGC Range
+10dBm to –110dBm
Input Level without Damage
+28dBm ( in “Protect mode”)
Receiver Input P1dB
+10dBm (typical)
Receiver Noise Figure
<= 5dB (typical @ threshold)
70MHz Phase Noise @ 1kHz
<= -84.2dBc (typical)
70MHz Phase Noise @ 10kHz
<= -97.8dBc (typical)
70MHz Phase Noise @ 100kHz
<= -105.5dBc (typical)
70MHz Phase Noise @ 1MHz
<= -124.5dBc (typical)
Receiver OIP3
> +15dBm (typical)
70MHz Output Level
Typ. 0 dBm (+/- 1dBm); Adjustable
SAW IF 3dB Bandwidths Available
(used for Adjacent Channel
Rejection)
250kHz, 500kHz, 1MHz, 2MHz, 5MHz, 10MHz,
20MHz, 40MHz
Demodulation
Types
Analog AM/FM; Digital - Various
AM -3dB Frequency Response
50kHz (AM Low-pass Bypass Mode)
AM Low-pass Filters
32 Software Selectable
AM -3dB Bandwidths
50, 100, 200, 300, 400, 500, 600, 700, 800, 900,
1K, 1.1K, 1.2K, 1.3K, 1.4K, 1.5K, 1.6K, 1.7K, 1.8K,
1.9K, 2K, 3K, 4K, 5K, 6K, 7K, 8K, 9K, 10K, 15K, 20K,
50K Hz
Connectors
External Reference Input/Output
(1) SMB Jack
RF Signal Input
(2) SMA Jack Receptacle
IF Signal Output
(2) SMB Jack Receptacle
Analog I/O Connector
(2) MicroDSub-15 Plug
Digital I/O Connector
(3) MicroDSub-25 Plug
Power/Digital I/O Connector
(1) MicroDSub-25 Receptacle
Environmental
Temperature, Operational
-40 85
Temperature, Storage
-40 125
Humidity, non-condensing
- -75%
Table 2-1 General Device Specifications Table

LS-28-DRSM Interface Control Document 5/2/2019
DOC-28M-01-ICD-07 Lumistar Inc. 18
Figure 2-1 Block Diagram: Slice 1 - RF to IF Downconversion

LS-28-DRSM Interface Control Document 5/2/2019
DOC-28M-01-ICD-07 Lumistar Inc. 19
Figure 2-2 Block Diagram: Slice 2 - 2nd IF and Analog Processing
Figure 2-3 Block Diagram: Slice 3 - Digital Signal Processing

LS-28-DRSM Interface Control Document 5/2/2019
DOC-28M-01-ICD-07 Lumistar Inc. 20
Figure 2-4 Block Diagram: Slice 4 –Processing, Storage and DC Power Conversion
Other manuals for LS-28-DRSM
2
Table of contents
Other Lumistar Receiver manuals