MiTAC 8355 User manual

BY: Rain Li Rain Li
Repair Technology Research Department /EDVD
Repair Technology Research Department /EDVD
Nov.2003
SERVICE MANUAL FOR
8355
83558355
8355
SERVICE MANUAL FOR
SERVICE MANUAL FOR
8355
83558355
8355
8355
83558355
8355

8355 N/B MAINTENANCE
8355 N/B MAINTENANCE
1
Contents
1. Hardware Engineering Specification …………………………………………………………………
1.1 Introduction ………………………………………………………………………………………………………….
1.2 System Hardware Part……………………………………………………………………………………………….
1.3 Other Functions ………………………………………………………………………………………………………
1.4 Peripheral Components………………………………………………………………………………………………
1.5 Power Management…………………………………………………………………………………………………..
1.6 Appendix 1 : VT8235 GPIO Definition……………………………………………………………………………...
1.7 Appendix 2 : H8 Pins Definition …………………………………………………………………………………….
1.8 Appendix 3 : 8355 Product Specification ……………………………………………………………………………
2. System View and Disassembly ………………………………………………………………………...
2.1 System View …………………………………………………………………………………………………………
2.2 System Disassembly …………………………………………………………………………………………………
3. Definition & Location of Connectors / Switches ……………………………………………………..
3.1 Mother Board ………………………………………………………………………………………………………..
4. Definition & Location of Major Components ………………………………………………………..
4.1 Mother Board ………………………………………………………………………………………………………..
5. Pin Description of Major Component …….………………………………………………………….
5.1 AMD AthlonTM 64 Processor ……………………………………………………………………………………….
5.2 K8T800M (VT8385) North Bridge …………………………………………………………………………………
4
4
6
47
52
58
69
95
95
98
66
98
100
100
66
102
53
56
63

8355 N/B MAINTENANCE
8355 N/B MAINTENANCE
2
Contents
5.3 VT8235 South Bridge ……………………………………………………………………………………………….
6. System Block Diagram ………………………………………………………………………………..
7. Maintenance Diagnostics ………………………………………………………………………………
7.1 Introduction …………………………………………………………………………………………………………
7.2 Error Codes …………………………………………………………………………………………………………
7.3 Debug Tool …………………………………………………………………………………………………………..
8. Trouble Shooting ………………………………………………………………………………………
8.1 No Power …………………………………………………………………………………………………………….
8.2 Battery Can not Be Changed ………………………………………………………………………………………
8.3 No Display ……………………………………………………………………………………………………………
8.4 AGP Controller Failure LCD No Display …………………………………………………………………………
8.5 External Monitor No Display ………………………………………………………………………………………
8.6 Memory Test Error …………………………………………………………………………………………………
8.7 Keyboard (K/B) Touch-Pad (T/P) Test Error ……………………………………………………………………..
8.8 Hard Driver Test Error ……………………………………………………………………………………………..
8.9 CD-ROM Driver Test Error…………………………………………………………………………………………
8.10 USB Port Test Error ………………………………………………………………………………………………..
8.11 PC Card Socket Failure ……………………………………………………………………………………………
8.12 Memory-Card Socket Failure ……………………………………………………………………………………..
8.13 IEEE1394 Test Error……………………………………………………………………………………………….
8.14 LAN Test Error……………………………………………………………………………………………………..
106
116
121
128
136
142
116
119
132
132
115
122
126
138
140
117
144
149
147
151
153

8355 N/B MAINTENANCE
8355 N/B MAINTENANCE
3
Contents
8.13 Audio Failure ………….……………………………………………………………………………………………
9. Spare Parts List ………………………………………………………………………………………..
10. System Exploded Views ………………………………………………………………………………
11. Circuit Diagram ………………………………………………………………………………………
12. Reference Material …………………………………………………………………………………...
155
207
158
172
174

8355 N/B MAINTENANCE
8355 N/B MAINTENANCE
4
1.1 Introduction
1. Hardware Engineering Specification
The 8355 motherboard would support the AMD ClawHammer K8 processor with uPGA Package,
2700+/3000+/3300+/3600+/3900+/4200+, FSB 800MHz
This system is based on PCI architecture, which have standard hardware peripheral interface. The power management
complies with Advanced Configuration and Power Interface (ACPI) 2.0. It also provides easy configuration through
CMOS setup, which is built in system BIOS software and can be pop-up by pressing F2 at system start up or warm
reset. System also provides ico LEDs to display system status, such as AC Power, Battery Power, Battery status, CD-
ROM, HDD, NUM LOCK, CAP LOCK, SCROLL LOCK, WIRELESS LAN status. It also equipped 4 USB2.0 ports.
The memory subsystem supports 0MB on board; Expandable up to 1024MB Expandable with combination of optional
128/256/512 MB memory 200-pin DDR 266/333/400 Memory Module x2, PC-2100/2700/3200 specification
The K8T800 North Bridge plus VT8235 South Bridge chipset is a high performance, cost-effective and energy
efficient solution for the implementation of desktop personal computer systems with 8 / 16-bit 800 / 600 / 400 / 200
MHz HyperTransport. CPU host interface based on AMD K8 / ClawHammer. processors.
The VT8235 “V-Link Client Controller” is a highly integrated PCI /LPC controller. Its internal bus structure is based
on a 66 MHz PCI bus that provides 2x bandwidth compared to previous generation PCI bridge chips. The VT8235
also provides a 533 MB/sec bandwidth Host / Client V-Link interface with V-Link-PCI and V-Link-LPC controllers.
It supports six PCI slots of arbitration and decoding for all integrated functions and LPC bus.

8355 N/B MAINTENANCE
8355 N/B MAINTENANCE
5
The RADEON MOBILITY 9600 provides the fastest and most advanced 2D, 3D, and multimedia graphics
performance for the latest applications in full 32-bit color. Its architecture introduces the latest achievements in the
graphics industry, which enable the use of the progressive new features in upcoming applications, but without
compromising performance. ATI’s exclusive support of DirectX® 9.0 features, highly optimized OpenGL® support,
and flexible memory configurations allow implementations targeted at both gaming enthusiast and workstation
platforms.
To provide for the increasing number of multimedia applications, the AC97 CODEC CMI9738-S is integrated onto
the motherboard
A full set of software drivers and utilities are available to allow advanced operating systems such as Windows XP and
Windows 2000 to take full advantage of the hardware capabilities such as bus mastering IDE, Windows 95-ready Plug
& Play, Advanced Power Management (APM) and Advance configuration and power interface (ACPI).
Following chapters will have more detail description for each individual sub-systems and functions.

8355 N/B MAINTENANCE
8355 N/B MAINTENANCE
6
1.2 System Hardware Part
CPU AMD ClawHammer K8 processor with uPGA Package
2700+/3000+/3300+/3600+/3900+/4200+
FSB 800MHz
Core logic VIA K8T800 + VT8235
VGA Control ATI M10P with 64MB External VRAM (Reserve for 128MB VRAM)
System BIOS Insyde 256 KB Flash EPROM (Include System BIOS and VGA BIOS)
ACPI 2.0; DMI 2.3.1 compliant
Plug & Play capability
Memory 0MB on board; Expandable up to 1024MB
Expandable with combination of optional 128/256/512 MB memory
200-pin DDR 266/333/400 DRAM Memory Module x2,
PC-2100/2700/3200 specification
Clock
Generator
ICS 950403
IEEE1394 VT6307L
Audio System AC97 CODEC: C-MEDIA ELECTRONICS INC., CMI9738-S
Power Amplifier: Anpec APA2020
Super I/O PC87397
Modem 56Kbps(V.90, worldwide) MDC Modem
PHY of LAN VT6103 10/100 base -T PHY
PCMCIA ENE710
CARD
READER
ENE710

8355 N/B MAINTENANCE
8355 N/B MAINTENANCE
7
1.2.1 CPU_ ClawHammer PROCESSOR
The ClawHammer processor family is designed to support performance desktop and workstation applications. It
provides a high-performance HyperTransport. link to I/O, as well as a single 64-bit high-performance DDR
memory controller.
Compatible with Existing 32-bit Code Base
Including support for SSE, SSE2, MMXTM, 3DNow!TM, technology and all legacy x86 instructions
Runs existing operating systems and drivers
Local APIC on-chip
AMD x86-64 Technology
AMD.s 64-bit x86 instruction set extensions
64-bit integer registers, 48-bit virtual addresses, 40-bit physical addresses
Eight new 64-bit integer registers (16 total)
Eight new 128-bit SSE/SSE2 registers (16 total)
Integrated Memory Controller
Low-latency, high-bandwidth
72-bit DDR at 200, 266, 333, and 400 MHz (64-bits + 8-bits ECC)

8355 N/B MAINTENANCE
8355 N/B MAINTENANCE
8
HyperTransport. Technology to I/O Devices
Two 8-bit links each support 1600 mega-transfers (MT) per second or 1.6 Gbytes/s in each direction
Can be configured as single 16-bit link supporting 1600 MT/s or 3.2 Gbytes/s in each direction
64-Kbyte 2-way Associative ECC-Protected L1 Data Cache
Two 64-bit operations per cycle, 3-cycle latency
64-Kbyte 2-way Associative Parity-Protected L1 Instruction Cache
With advanced branch prediction
16-way Associative ECC-Protected L2 Cache
Exclusive cache architecture.storage in addition to L1 caches
256 KB, 512 KB, and 1 MB options
Machine Check Architecture
Includes hardware scrubbing of major ECC-protected arrays
Power Management
Multiple low-power states
System Management Mode (SMM)

8355 N/B MAINTENANCE
8355 N/B MAINTENANCE
9
ACPI 2.0 compliant, including support for processor performance states
Power Supplies
VDD (core): 1.50-V at 52 Amps (max)
VDDIO: 2.5-V at 3.0 Amps (max) for DDR I/O
VLDT: 1.2-V at 0.5 Amps for HyperTransport
VTT: 1.25-V at 0.5 Amps required for 2.5-V I/Os
Target CPU Core Power: 78.00 Watts
Target Maximum Thermal Power: 89 Watts
Electrical Interfaces
HyperTransport. Technology: LVDS-like differential, unidirectional
DDR: SSTL per JEDEC DDR specification
Clock, reset, and test signals also use DDR-like electrical specifications
Packaging
754-pin lidded micro PGA
1.27-mm pin pitch
29x29 row pin array
40mm x 40mm organic substrate, Organic C4 die attach

8355 N/B MAINTENANCE
8355 N/B MAINTENANCE
10
1.2.2 System frequency
1.2.2.1 System frequency synthesizer_ICS950402
Programmable Timing Control Hub™ AMD-K8™ processor
General Description
The ICS950403 is a main system clock solution for desktop designs using the AMD K8 CPU. It provides all
necessary clock signals for Clawhammer and Sledgehammer systems.
The ICS950403 is part of a whole new line of ICS clock generators and buffers called TCH™ (Timing Control
Hub). This part incorporates ICS's newest clock technology which offers more robust features and functionality.
Employing the use of a serially programmable I2C interface, this device can adjust the output clocks by configuring
the frequency setting, the output divider ratios, selecting the ideal spread percentage, the output skew, the output
strength, and enabling/disabling each individual output clock. M/N control can configure output frequency with
resolution up to 0.1MHz increment.
Recommended Application:
AMD K8 System Clock with AMD or VIA Chipset
Output Features:
2 - Differential pair push-pull K8 CPU clocks
9 - PCICLK (Including 1 free running) @3.3V
3 - Selectable PCICLK/HTTCLK @3.3V
1 - HTTCLK @3.3V

8355 N/B MAINTENANCE
8355 N/B MAINTENANCE
11
1 - 48MHz, @3.3V fixed.
1 - 24/48MHz @ 3.3V
3 - REF @3.3V, 14.318MHz.
Features:
Programmable output frequency.
Programmable output divider ratios.
Programmable output rise/fall time.
Programmable output skew..
Programmable spread percentage for EMI control.
Watchdog timer technology to reset system if system malfunctions.
Programmable watch dog safe frequency.
Support I2C Index read/write and block read/write operations.
Uses external 14.318MHz crystal.
Supports Hyper Transport Technology (HTTCLK).

8355 N/B MAINTENANCE
8355 N/B MAINTENANCE
12
1.2.3 VIA K8T800+VT8235
1.2.3.1 K8T800
Defines Highly Integrated Solutions for Performance PC Desktop Designs
The K8T800 is a high performance, cost-effective and energy efficient solution for the implementation of desktop
personal computer systems with 8 / 16-bit 800 / 600 / 400 / 200 MHz HyperTransport. CPU host interface based on
AMD K8 / ClawHammer. processors.
High performance North Bridge with HyperTransport. interface to AMD. K8 CPU plus AGP 8x external bus to
external Graphics Controller plus high-speed V-Link interface to chipset South Bridge
Combines with VIA K8T400M V-Link South Bridge for integrated LAN, Audio, ATA133 IDE, and 6 USB 2.0
ports
578 Ball Grid Array package with 35 x 35 mm body size, 1.27mm ball pitch, and heat spreader
2.5V core, 0.22 u process
High Performance K8 CPU Interface
Chipset support for AMD. K8 / ClawHammer. processor
Processor interface via HyperTransport. bus
Separate transmit and receive buses for no lost bus turnaround cycles
All transmit and receive signals use 2 pin low-voltage-swing differential signalling for high-reliability and high
speed

8355 N/B MAINTENANCE
8355 N/B MAINTENANCE
13
8 or 16-bit control / address / data transfer both directions
800 / 600 / 400 / 200 MHz Double Data Rate operation both directions
Default 8-bit / 200 MHz operation on startup for high reliability with speedup to dual 16-bit, 800 MHz operation (3.2
GB/sec total bandwidth) under software control (transmit and receive may be different widths and / or speeds)
Full Featured Accelerated Graphics Port (AGP) 8x Controller
Supports 533 MHz 8x, 266 MHz 4x, and 133 MHz 2x transfer modes for AD and SBA signaling
AGP v3.0 compliant with 8x transfer mode
Pseudo-synchronous with the host CPU bus with optimal skew control
Supports SideBand Addressing (SBA) mode (non-multiplexed address / data)
AGP pipelined split-transaction long-burst transfers up to 1GB/sec
Eight level read request queue
Four level posted-write request queue
Thirty-two level (quadwords) read data FIFO (256 bytes)
Sixteen level (quadwords) write data FIFO (128 bytes)
Intelligent request reordering for maximum AGP bus utilization
Supports Flush/Fence commands
Graphics Address Relocation Table (GART)
One level TLB structure
Sixteen entry fully associative page table

8355 N/B MAINTENANCE
8355 N/B MAINTENANCE
14
LRU replacement scheme
Independent GART lookup control for host / AGP / PCI master accesses
Windows 95 OSR-2 VXD and integrated Windows 98 / 2000 / XP miniport driver support
High Bandwidth 533 MB / Sec 8-bit V-Link Host Controller South Bridge Interface
Supports 66 MHz V-Link Host interface with total bandwidth of 533 MB/sec
Operates in 2x, 4x, and 8x modes
Full duplex commands with separate command / strobe
Request / Data split transaction
Configurable outstanding transaction queue for Host to V-Link Client accesses
Supports Defer / Defer-Reply transactions
Transaction assurance for V-Link Host to Client access eliminates V-Link Host-Client Retry cycles
Intelligent V-Link transaction protocol to eliminate data wait-state / throttle transfer latency
All V-Link transactions for both Host and Client have a consistent view of transaction data depth and buffer size to
avoid data overflow
Highly efficient V-Link arbitration with minimum overhead
All V-Link transactions have predictable cycle length with known command / data duration

8355 N/B MAINTENANCE
8355 N/B MAINTENANCE
15
1.2.3.2 VT8235
The VT8235 South Bridge is a high integration, high performance, power-efficient, and high compatibility device
that supports Intel and non-Intel based processor to V-Link bus bridge functionality to make a complete Microsoft
PC2001-compliant PCI/LPC system. The VT8235 includes standard intelligent peripheral controllers:
a) IEEE 802.3 compliant 10 / 100 Mbps PCI bus master Ethernet MAC with standard MII interface to external
PHYceiver.
b) Master mode enhanced IDE controller with dual channel DMA engine and interlaced dual channel commands.
Dedicated FIFO coupled with scatter and gather master mode operation allows high performance transfers between
PCI and IDE devices. In addition to standard PIO and DMA mode operation, the VT8235 also supports the
UltraDMA-133, 100, 66, and 33 standards to allow reliable data transfer at rates up to 133 MB/sec. The IDE
controller is SFF-8038i v1.0 and Microsoft Windows-family compliant.
c) Universal Serial Bus controller that is USB v2.0 / 1.1 and Universal HCI v2.0 / 1.1 compliant. The VT8235
includes three root hubs with six function ports with integrated physical layer transceivers. The USB controller
allows hot plug and play and isochronous peripherals to be inserted into the system with universal driver support.
The controller also implements legacy keyboard and mouse support so that legacy software can run transparently in
a non-USB-aware operating system environment.
d) Keyboard controller with PS2 mouse support.
e) Real Time Clock with 256 byte extended CMOS. In addition to the standard ISA RTC functionality, the
integrated RTC also includes the date alarm, century field, and other enhancements for compatibility with the ACPI
standard.

8355 N/B MAINTENANCE
8355 N/B MAINTENANCE
16
f) Notebook-class power management functionality compliant with ACPI and legacy APM requirements. Multiple
sleep states (power-on suspend, suspend-to-DRAM, and suspend-to-Disk) are supported with hardware automatic
wake-up. Additional functionality includes event monitoring, CPU clock throttling and stop (Intel processor
protocol), PCI bus clock stop control, modular power, clock and leakage control, hardware-based and software-
based event handling, general purpose I/O, chip select and external SMI.
g) Full System Management Bus (SMBus) interface.
h) Integrated bus-mastering dual full-duplex direct-sound AC97-link-compatible sound system.
i) Plug and Play controller that allows complete steerability of all PCI interrupts and internal interrupts / DMA
channels to any interrupt channel. One additional steerable interrupt channel is provided to allow plug and play and
reconfigurability of onboard peripherals for Windows family compliance. The VT8235 also enhances the
functionality of the standard ISA peripherals. The integrated interrupt controller supports both edge and level
triggered interrupts channel by channel. The integrated DMA controller supports type F DMA in addition to
standard ISA DMA modes. Compliant with the PCI-2.2 specification, the VT8235 supports delayed transactions
and remote power management so that slower ISA peripherals do not block the traffic of the PCI bus. Special
circuitry is built in to allow concurrent operation without causing dead lock even in a PCI-to-PCI bridge
environment. The chip also includes eight levels (doublewords) of line buffers from the PCI bus to the ISA bus to
further enhance overall system performance.

8355 N/B MAINTENANCE
8355 N/B MAINTENANCE
17
1.2.4 RADEON MOBILITY 9600
General Description
The RADEON MOBILITY 9600 provides the fastest and most advanced 2D, 3D, and multimedia graphics
performance for the latest applications in full 32-bit color. Its architecture introduces the latest achievements in the
graphics industry, which enable the use of the progressive new features in upcoming applications, but without
compromising performance. ATI’s exclusive support of DirectX® 9.0 features, highly optimized OpenGL® support,
and flexible memory configurations allow implementations targeted at both gaming enthusiast and workstation
platforms.
SMARTSHADER™ —Advanced Shader Technology
Provides complete hardware-accelerated support for the new DirectX® 9.0 programmable shader model,
enabling more complex and realistic texture and lighting effects than ever before.
Significant improvement over first-generation shaders introduced in DirectX® 9.0, with a much more powerful
and intuitive instruction set.
Offers full support for this feature in OpenGL® applications.
SMOOTHVISION™ —Flexible Anti-Aliasing and Anisotropic Filtering
The most flexible and efficient anti-aliasing implementation available to date.
Eliminates “jaggies” on the edges of objects, shimmering pixels on distant surfaces, and other visual artifacts for
smoother-looking images.
Offers full support for this feature in OpenGL® applications.

8355 N/B MAINTENANCE
8355 N/B MAINTENANCE
18
SMOOTHVISION™ —Flexible Anti-Aliasing and Anisotropic Filtering
The most flexible and efficient anti-aliasing implementation available to date.
Eliminates “jaggies” on the edges of objects, shimmering pixels on distant surfaces, and other visual artifacts
for smoother-looking images.
Unique adaptive process can independently select the anti-aliasing pattern for each pixel within a 4x4 region,
rather than relying on a fixed pattern for the whole image.
Better visual quality with minimal performance degradation.
Supports DirectX® 9.0 multisampling and related effects, including motion blur and depth-of-field.
High Performance Memory Support
Incorporates support for DDR SDRAM/SGRAM at up to 350 MHz.
Features ATI’s second generation HYPER Z™III technology that conserves memory bandwidth for improved
performance in demanding applications.
Boosts effective memory bandwidth by over 20%.
Dual Display Support
Leading-edge technology, fully optimized with HYDRA VISION™, flexibly supports multiple combinations of
traditional CRT monitors, flat panel displays and TV.
Features Dual Channel DVI support.
32-bit PCI bus (Rev 2.2), 3.3 V with bus mastering support.

8355 N/B MAINTENANCE
8355 N/B MAINTENANCE
19
Comprehensive AGP support including 1.5 Volt (AGP 4X) and 0.8 Volt (AGP8X) mode operation, sideband
addressing, AGP texturing (direct memory execution), and support for AGP reads and writes, including fast write
capability.
Single channel 128/64-bit memory interface using SGRAM or SDRAM to build 8/16/32/64 MB configurations.
Operating frequency is 67MHz minimum to 350MHz maximum, SDR or DDR.
16-bit Zoom Video port.
Support for ROM or Flash RAM parallel or serial video BIOS.
Two independent CRT controllers to support two asynchronous simultaneous display paths.
Integrated DAC for CRT with stereoscopic display support.
Integrated second DAC for the second CRT (TV) support.
Integrated LVDS interface: single and dual pixel per clock, up to 85MHz per channel.
LCD panel detection.
Integrated TMDS transmitter running up to 165MHz (when matched with coherently clocked receiver; otherwise,
135MHz) for support up to 1600x1200 at 60Hz. Fully compliant with DVI and DFP connection standards.
Radiometric expansion.
Ideal for Windows 2000 and Windows XP
RADEON MOBILITY 9600 provides comprehensive support for all new Windows 2000 and Windows XP
display-oriented features, including acceleration of new GDI extensions like Alpha BLTs, Transparent BLTs,
and Gradient Fills, as well as exclusive, patent-pending hardware alpha cursor support.