MiTAC M722 User manual

M722
M722
TESTING TECHNOLOGY DEPARTMENT / TSSC
TESTING TECHNOLOGY DEPARTMENT / TSSC
BY
BY
：
：：
：
：
：：
：
Alex. Thomas
Alex. Thomas
SEP. 2000
SEP. 2000
SERVICE MANUAL & TROUBLESHOOTING GUIDE FOR
SERVICE MANUAL & TROUBLESHOOTING GUIDE FOR
SERVICE MANUAL & TROUBLESHOOTING GUIDE FOR

1
M722 N/B MAINTENANCE
M722 N/B MAINTENANCE
0. HARDWARE ENGINEERING SPECIFICATION……………………..
1. DEFINITION & LOCATION CONNECTORS/ SWITCHES…………..
2. DEFINITION & LOCATION MAJOR COMPONENTS………………..
3. PIN DESCRIPTIONS OF MAJOR COMPONENTS ……………………
4. M722 BLOCK DIAGRAM &SWITCH SETTING ……………………...
5. ASSEMBLY & DISASSEMBLY …………………….…………………….
5.A. MAINTENANCE DIAGNOSTIC ………………………………………
6. TROUBLE SHOOTING …………………………………….……………..
7. SPARE PARTS LIST ……………………………….………………………
8. CIRCUIT DIAGRAM………………………………………………………..
P.2
P.35
P.39
P.42
P.57
P.60
P.83-1
P.84
P.105
P.114

2
M722 N/B MAINTENANCE
M722 N/B MAINTENANCE
M 722 Hardware Engineering Specification
0. HARDWARE ENGINEERING SPECIFICATION

3
M722 N/B MAINTENANCE
M722 N/B MAINTENANCE
Table of Contents
0.1. INTRODUCTION…………............................................................................................................................................................................…..6
0.2. SYSTEM HARDWARE PARTS ..........................................................................................................................................................................7
0.2.1 CPU – INTEL MOBILE CELERON/PENTIUM III PROCESSOR IN UPGA2 PACKAGE................................................................................7
0.2.2 INTEL 82440MX-100 CHIPSET HOST BRIDGE ..................................................................................................................................................8
0.2.3 SYSTEM FREQUENCY SYNTHESIZER AND SDRAM BUFFER :ICS9148-101.....................................................................................................11
0.2.4 VGA CONTROLLER: ATI 3D RAGE MOBILITY-M INTEGRATED 4MB SDRAM ..........................................................................................13
0.2.5 PC CARD INTERFACE CONTROLLER: TI1410..................................................................................................................................................16
0.2.6 SINGLE-SLOT PC CARD POWER INTERFACE SWITCH: TPS2211.....................................................................................................................16
0.2.7 AC’97 AUDIO SYSTEM: CRYSTAL CS 4299............................................................................................................................................17
0.2.8 MDC: PCTEL MODEM DAUGHTER CARD...............................................................................................................................................19
0.2.9 SUPER IO: NS PC 97338VJG.........................................................................................................................................................................19
0.2.10 IR MODULE: VISHAY TFDU6101E..........................................................................................................................................................20
0.2.11 KEYBOARD SYSTEM: H8(3434) UNIVERSAL KEYBOARD CONTROLLER.........................................................................................................20
0.2.12 SYSTEM FLASH MEMORY (BIOS)...................................................................................................................................................................22
0.2.13 MEMORY SYSTEM...........................................................................................................................................................................................22
0.2.13.1 On Board Main Memory........................................................................................................................................................................22
0.2.13.2 JEDEC 144-pin SO DIMM sockets........................................................................................................................................................22
0.2.14 LAN : REALTEK RTL8139CL ........................................................................................................................................................................23
0.2-15 IEEE 1394 : NEC UPD72870A....................................................................................................................................................................25
0.3. I/O PORT..............................................................................................................................................................................................................27
0.4. PERIPHERAL COMPONENTS ........................................................................................................................................................................27
0.4.1 LCD PANEL..................................................................................................................................................................................................27
0.4.2 FLOPPY DISK DRIVE(USB) .............................................................................................................................................................................27
0.4.3 HDD...............................................................................................................................................................................................................27
0.4.4 24X CD-ROM DRIVE.....................................................................................................................................................................................28
0.4.5 8X DVD-ROM DRIVE ....................................................................................................................................................................................28
0.4.6 KEYBOARD .....................................................................................................................................................................................................28
0.4.7 TOUCH PAD.....................................................................................................................................................................................................28
0.4.8 FAN.................................................................................................................................................................................................................28
0.5. APPENDIX 1: BANISTER GPIO DEFINITIONS ...........................................................................................................................................29

4
M722 N/B MAINTENANCE
M722 N/B MAINTENANCE
0.6. M722 EXTERNAL SPECIFICATIONS R0.4 .........................................................................................................................................................…..30
0.7. OUTPUT POWER...........................................................................................................................................................................................................32
7.1 INVERTER OUTPUT CHARACTERISTICS ..........................................................................................................................................................32
7.2 AC LOAD CHARACTERISTICS.............................................................................................................................................................................32
0.8. ELECTRONIC SPECIFICATION ................................................................................................................................................................................33
8.1 INPUT SECTION ......................................................................................................................................................................................................33
8.2 OUTPUT SECTION ..................................................................................................................................................................................................34

5
M722 N/B MAINTENANCE
M722 N/B MAINTENANCE
List of Figures
Figure 1: Intel 82440MX Simplified Block Diagram. ..................................................................................................................................................11
Figure 2 : System clock structure and ICS 9148-101 block diagram............................................................................................................................12
Figure 3: ATI Rage Mobility-M....................................................................................................................................................................................15
Figure 4: CS4299 ..........................................................................................................................................................................................................17
Figure 5: AC links..........................................................................................................................................................................................................17
Figure 6: NS PC97338VJG...........................................................................................................................................................................................19
Figure 7: SO-Dimm Module.........................................................................................................................................................................................22
Figure 8: RTL8139CL Block Diagram.........................................................................................................................................................................24
Figure 9: Block Diagrams……………………………………………………………………………………………………………………………….25
Figure 10: PHY Block Diagrams………………………………………………………………………………………………………………………..26
Figure 11: LINK Block Diagrams………………………………………………………………………………………………………………………26

6
M722 N/B MAINTENANCE
M722 N/B MAINTENANCE
0.1. INTRODUCTION
The M722 model motherboard would support the Mobile Pentium III processor at 500/600*/650* /700*/750*/800*MHz uPGA2 package on
board and Celeron 450/500/550/600/650/700MHz uPGA2 package .(*Enabled with IST,Intel Speedstep technology)
This system is based on PCI architecture and is fully compatible with IBM PC/AT specification, which have standard hardware peripheral
interface and support Intel Mobile Pentium III/Celeron (uPGA2) family. The power management complies with Advanced Configuration and
Power Interface (ACPI) 1.0. It also provides easy configuration through CMOS setup, which isbuilt in system BIOS software and can be pop-up
by pressing F2 at system start up or warm reset. System also provides icon LEDs to display system status, such as Power indicator, LAN,
HDD/CDROM, NUM LOCK, CAP LOCK, SCROLL LOCK, SUSPEND MODE and Battery charging status. It also equipped with Zoom Video
capture port, FIR, 4 USB ports, and 3D stereo audio functions.
The memory subsystem supports 64MB SDRAM on board and one 144pin DIMM socket for upgrading up to 192MB or 256 MB of DRAM
using PC-100 SDRAM DIMM module.
The 82440MX Chipset integrated the North Bridge chipset (without AGP) and the South Bridge chipset while adding a two channel, digital
AC’97.2 links feature. 82440MX Chipset brings second important firsts to the mobile PC environment: (1) Concurrent PCI (PCI 2.1) reduces
CPU latencies for smoother video and more realistic audio; (2) Universal Serial Bus (USB) technology makes Plug and Play peripheral
connections a reality. The Intel 82440MX Chipset also contains an integrated PCI Bus Mastering IDE controller with one high performance IDE
interfaces and supports “Ultra 33”synchronous DMA mode which transfers up to 33 Mbytes per second. In addition, the 440MX Chipse
t
supports Intel's new Dynamic Power Management Architecture (DPMA) for consuming less power consumption than earlier PCIset designs and
supports Advanced Configuration and Power Interface (ACPI) 1.0 for longer battery life in mobile systems.
The ATI 3D RAGE Mobility-M VGA controller integrated with 4Mbyte SDRAM provides LCD, and CRT simultaneously and supports 2D and
3D acceleration, ZV port, DVD, ACPI power management, integrated LVDS…etc. The TI 1410 CARDBUS controller supports PCMCIA and
CARDBUS. The National SemiconductorPC97338 Super I/O controller integratesan IrDA 1.1, 1.0 and sharp ASK compatible infrared interface
To provide for the increasing number of multimedia applications, the AC97 CODEC CS4299 is integrated onto the motherboard which contain
3D digital audio output.
A full set of software drivers and utilities are available to allow advanced operating systems such as Windows 98 to take full advantage of the
hardware capabilities such as bus mastering IDE, Windows 95-ready Plug & Play, Advanced Power Management (APM) and Advance
configuration and power interface (ACPI).
Following chapters will have more detail description for each individual sub-systems and functions.

7
M722 N/B MAINTENANCE
M722 N/B MAINTENANCE
0.2. SYSTEM HARDWARE PARTS
Central Processing Unit: Intel Mobile Pentium III microprocessor (uPGA2) operating at 500/600/650/700/750/800MHz and Celeron
microprocessor (uPGA2) operating at 450/500/600/650/700MH
Synthesizer and SDRAM buffer: ICS9248-101
CPU/PCI bridge with memory controller and PCI/ISA bridge with IDE/USB/PMU controller: Intel82440MX-100 -BANISTER
PCI Video Controller: ATI 3D RAGE Mobility-M
Super I/O Controller: NS PC97338VJG
Cardbus Controller: TI 1410
Keyboard System: Hitachi H8 (3434) universal keyboard controller
AC97 CODEC: Crystal CS4299
FIR port: VISHAY TFDU6101E FIR module
FAX/MODEM: ASKEY 56Kbps MDC Software Modem
LAN100M/10Mbits: RTL8139CL
IEEE1394 :NEC UPD72870A
0.2.1 CPU – INTEL MOBILE Celeron/Pentium III PROCESSOR IN uPGA2 PACKAGE
Exceptional value and improved performance over existing mobile processors
Supports the Intel Architecture with Dynamic Execution
Supports the Intel Architecture MMX technology
Support for Streaming SIMD Extensions for enhanced video,sound and 3D performance
Support Intel Speedstep Technology
Integrated Intel Floating-Point Unit compatible with the IEEE Std 754
Integrated on die primary (L1) instruction and data caches
4-way set associative, 32-byte line size, 1 line per sector
16-Kbyte instruction cache and 16-Kbyte writeback data cache
Cacheable range programmable by processor programmable registers
Integrated second level (L2) cache
4-way set associative, 32-byte line size,1 line per sector
Operates at full core speed
128-Kbyte for Celeron
256-Kbyte for Pentium III, ECC protected cache data array
4 G Bytes cacheable range
Low Power GTL+ system bus interface
64-bit data bus, 100-MHz operation
Uniprocessor, two loads only (processor and I/O bridge/memory controller)
Integrated termination

8
M722 N/B MAINTENANCE
M722 N/B MAINTENANCE
Voltage reduction technology
Advanced Pentium III processor clock control
Quick Start for low power, low exit latency clock “throttling”
Deep Sleep mode for extremely low power dissipation
Thermal diode for measuring processor temperature
0.2.2 Intel 82440MX-100 Chipset Host Bridge
64-bit GTL+ based Host Bus Interface
32-bit Host address Support
64-bit Main Memory Interface with optimized support for SDRAM at 100 MHz
32-bit Primary PCI Bus Interface (PCI) with integrated PCI arbiter
Extensive Data Buffering between all interfaces for high throughput and concurrent operations.
Mobile and “Deep Green” Desktop power management support.
Host bridge for translation from CPU bus cycle to PCI bus cycle
Integrated IDE controller with Ultra DMA/33 support.
Processor/Host bus support
Optimized for mobile Celeron processors or Pentium III processors at 100MHz host bus frequency
Supports 32-bit mobile Celeron processor / Pentium III processor bus addressing.
4 or 1 deep in-order queue; 4 or 1 deep request queue
Supports uni-processor systems only
In-order transaction and dynamic deferred transaction support
GTL+ bus driver technology (gated GTL+ receivers for reduced power)
Integrated DRAM controller
8 to 512 Mbytes .
Supports up to 2 double-sided SO-DIMMs (4-row memory).
64-bit data interface without ECC support.
Unbuffered SDRAM Support (x-1-1-1 access @ 100 MHz).
Support only 3.3v DIMM DRAM configuration.
Enhanced SDRAM Open Page Architecture Support for 16- and 64-Mbit DRAM devices with 2k, 4k and 8k page sizes
Max address decode A0..A11, BA0, BA1
PCI bus interface
PCI Rev. 2.2, 3.3V, 33MHz interface compliant.
4 PCI bus masters support for combination of Graphic, LAN, Card Bus, and IEEE1394
PCI Parity Generation Support.
Data streaming support from PCI to DRAM.
Delayed Transaction supports for PCI-DRAM Reads.
Supports concurrent CPU, and PCI transactions to main memory.
Power Management Functions

9
M722 N/B MAINTENANCE
M722 N/B MAINTENANCE
Stop Clock Grant and Halt special cycle translation (host to PCI Bus).
Mobile and “deep Green” Desktop support for system suspend/resume (i.e., DRAM and power-on suspend).
Dynamic power down idle DRAM rows.
SDRAM self-refresh power down support in suspend mode.
Independent, internal dynamic clock gating reduces average power dissipation.
Static STOP CLOCK support.
Power-on Suspend mode.
Suspend to DRAM.
ACPI compliant power management.
AC’97. 2 link controller (2 channels)
Interface to AC’97x AUDIO CODEC
Interface to MDC modem
GPIO pins (31)
Supporting I/O Bridge.
System Management Bus (SMB) with support for DIMM Serial Presence Detect (SPD).
Power Management Support.
3.3V core and mixed 5V, 3.3V I/O and interface to the 2.5V CPU
PCI-to-ISA/EIO bridge (south bridge) for passing the cycles accessing ISA (w/EIO)
Multifunction PCI to ISA Bridge
Supports PCI at 30 MHz and 33 MHz
Supports PCI Rev 2.2 Specification
Supports Full ISA or Extended I/O (EIO) Bus
Supports Full Positive Decode or Subtractive Decode of PCI
Supports ISA and EIO at 1/4 of PCI Frequency
Supports both Mobile and Desktop Deep Green Environments
3.3V Operation with 5V Tolerant Buffers
Ultra-low Power for Mobile Environments Support
Power-On Suspend, Suspend to RAM, Suspend to Disk, and Soft-OFF System States
All Registers Readable and Restorable for Proper Resume from 0.V Suspend
Power Management Logic
Global and Local Device Management
Suspend and Resume Logic
Supports Thermal Alarm
Support for External Micro controller
Full Support for Advanced Configuration and Power Interface (ACPI) Revision 1.0 Specification and OS Directed Power
Management
1 channel bus master IDE support ultra DMA33
Enhanced DMA Controller
Two 82C37 DMA Controllers
Supports PCI DMA with 1 PC/PCI Channels and Distributed DMA Protocols (Simultaneously)