MiTAC 8224 User manual

BY: Star Star Meng Meng
Validation Tool Research
Validation Tool Research Department /EDVD Department /EDVD
Mar.2006 / R01
SERVICE MANUAL FOR
8224
82248224
8224
SERVICE MANUAL FOR
SERVICE MANUAL FOR
8224
82248224
8224
8224
82248224
8224

8224 N/B Maintenance
8224 N/B Maintenance
1
1. Hardware Engineering Specification …………………………………………………………………..
1.1 Introduction ……………………………………………………………………………………………………………
1.2 Hardware System ……………………………………………………………………………………………………..
1.3 Other Functions ……………………………………………………………………………………………………….
1.4 Power Management …………………………………………………………………………………………………..
1.5 Appendix 1: Intel ICH7-M GPIO Definitions ………………………………………………………………………
1.6 Appendix 2: W83L951DG GPIO Definitions …………………….…………………………………………………
2. System View and Disassembly ………………………………………………………………………….
2.1 System View …………………………………………………………………………………………………………...
2.2 Tools Introduction …………………………………………………………………………………………………….
2.3 System Disassembly …………………………………………………………………………………………………..
3. Definition & Location of Connectors / Switches ………………………………………………………
3.1 Mother Board …………………………………………………………………………………………………………
3.2 Daughter Board ……………………………………………………………………………………………………….
4. Definition & Location of Major Components …………………………………………………………
4.1 Mother Board …………………………………………………………………………………………………………
5. Pin Description of Major Components …….…………………………………………………………..
5.1 Intel 945/945P North Bridge …………………………………………………………………………………………
5.2 Intel ICH7-M South Bridge ………………………………………………………………………………………….
Contents
4
4
8
38
44
54
78
78
54
82
57
47
49
81
82
84
58
84
90
MiTac Secret
Confidential Document

8224 N/B Maintenance
8224 N/B Maintenance
2
101
6. System Block Diagram ………………………………………………………………………………….
7. Maintenance Diagnostics ……………………………………………………………………………….
7.1 Introduction …………………………………………………………………………………………………………..
7.2 Error Codes ……………………………………………………………………………………………………………
7.3 Debug Tool …………………………………………………………………………………………………………….
8. Trouble Shooting ………………………………………………………………………………………..
8.1 No Power ………………………………………………………………………………………………………………
8.2 No Display ……………………………………………………………………………………………………………..
8.3 TV Out Test Error ……………………………………………………………………………………………………
8.4 VGA Controller Test Error LCD No Display ……………………………………………………………………….
8.5 External Monitor No Display …………………………………………………………………………………………
8.6 Memory Test Error …………………………………………………………………………………………………...
8.7 Keyboard (K/B) Touch-Pad (T/P) Test Error ………………………………………………………………………
8.8 Hard Driver Test Error ………………………………………………………………………………………………
8.9 CD-ROM Driver Test Error …………………………………………………………………………………………
8.10 USB Port Test Error …………………………………………………………………………………………………
8.11 New Card Socket Test Error ………………………………………………………………………………………..
8.12 Blue Tooth Test Error ……………………………………………………………………………………………….
8.13 Mini-PCI Socket Test Error ………………………………………………………………………………………...
8.14 CardReader & IEEE1394 Socket Test Error ………………………………………………………………………
8.15 Audio Test Error …………………………………………………………………………………………………….
Contents
105
109
120
127
115
118
107
122
125
129
103
102
102
131
133
136
138
140
143
146
MiTac Secret
Confidential Document

8224 N/B Maintenance
8224 N/B Maintenance
3
8.16 LAN Test Error ………………………………………………………………………………………………………
9. Spare Parts List …………………………………………………………………………………………
10. System Exploded Views ………………………………………………………………………………..
11. Reference Material …………………………………………………………………………………….
Contents
165
149
163
151
MiTac Secret
Confidential Document

8224 N/B Maintenance
8224 N/B Maintenance
4
The MiTAC 8224 model is designed for Intel Mobile Pentium-M Processor Yonah 533 and 667 FSB.
This system is based on PCI architecture and is fully compatible with IBM PC/AT specification, which has standard
hardware peripheral interface. The power management complies with Advanced Configuration and Power Interface.
It also provides easy configuration through CMOS setup, which is built in system BIOS software and can be pop-up
by pressing F2 key at system start up or warm reset. System also provides icon LEDs to display system status, such
as AC Power indicator, Battery Power indicator, Battery status indicator, HDD,CD-ROM, NUM LOCK, CAP
LOCK, SCROLL LOCK. It also equipped with GIGA LAN, 56K Fax MODEM, 4 USB port, S-Video and audio
line out, SPIDIF, and internal/external microphone function.
The memory subsystem supports DDR2 SDRAM channels (64-bits wide).
The 945GM MCH Host Memory Controller integrates a high performance host interface for Intel Yonah processor,
1.1 Introduction
1. Hardware Engineering Specification
1.1.1 General Description
This document describes the brief introduction for MiTAC 8224 portable notebook computer system.
1.1.2 System Overview
MiTac Secret
Confidential Document

8224 N/B Maintenance
8224 N/B Maintenance
5
a high performance PCI Express interface, a high performance memory controller, Digital Video port (DVOB &
DVOC) interface, and Direct Media Interface (DMI) connecting with Intel ICH7-M.
The Intel ICH7-M integrates three Universal Serial Bus 2.0 Host Controllers Interface (UHCI), the Audio
Controller with Azalia interface, the Ethernet includes a 32-bit PCI controller, the IDE Master/Slave controllers, the
SATA controller and Direct Media Interface technology.
Intel Graphics enhancements includes DVMT 3.0 , Zone Rendering 2.0, Quad pixel pipe rendering engine, Pixel
Shader 2.0 and 4x Faster Setup Engine.
The BCM5789 is a highly integrated, cost-effective single-chip Fast Ethernet controller that provides 32-bit
performance, PCI bus master capability, and full compliance with IEEE 802.3u 100Base-T specifications and IEEE
802.3x Full Duplex Flow Control. It also supports the Advanced Configuration Power management Interface
(ACPI).
The Texas Instruments PCI8402 controller is an integrated single-socket IEEE 1394 open HCI host controller.and
one-port PHY and flash media controller. This high-performance integrated solution provides the latest in IEEE
1394, SD, MMC, Memory Stick/PRO, SmartMedia, and xD technology.
The ALC880 2-Channel High Definition Audio Codec with UAA (Universal Audio Architecture), featuring a 24-bit
two-channel DAC and two stereo 20-bit ADCs, are designed for commercial Notebook PC system. The ALC880
provide 2 output channels, along with flexible mixing, mute, and fine gain control functions. Also, supporting 32-bit
S/PDIF input and output functions and a sampling rate of up to 96kHz.
The W83L951D is a high performance microcontroller on-chip supporting functions optimized for embedded
control. These include ROM, RAM, four types of timers, a serial communication interface, optional I²C bus
MiTac Secret
Confidential Document

8224 N/B Maintenance
8224 N/B Maintenance
6
interface, host interface, A/D converter, D/A converter, I/O ports, and other functions needed in control system
configurations, so that compact, high performance systems can be implemented easily.
A full set of software drivers and utilities are available to allow advanced operating systems such as Windows ME,
Windows 2000 and Windows XP to take full advantage of the hardware capabilities. Features such as bus mastering
IDE, Plug and Play, Advanced Power Management (APM) with application restart, software-controlled power
shutdown.
Following chapters will have more detail description for each individual sub-systems and functions.
MiTac Secret
Confidential Document

8224 N/B Maintenance
8224 N/B Maintenance
7
1.1.3 System Parts
Item Description
CPU Mobile Pentium-M Processor Yonah 533 and 667 FSB
Thermalspec 40 W TDP
Core Logic Intel 945GM(PM) + ICH7-M chipset
SystemBIOS SST49LF004A
Memory
DDR2 533 256 MB: Nanya NT256T64UH4A0FN-37B
Micron MT4HTF3264HY-53EB3
DDR2 533 512 MB: Nanya NT512T64UH8A0FN-37B
Micron MT8HTF6464HDY-53EB3
HDD SATA: Fujitsu: MHT2060BH, 60 GB
PATA: Fujitsu: MHT2060AT+, 60 GB
ODD COMBO : Lite-On LSC-2483K or KME-UJDA760
Display 14.1W”: AUO B141XG05
CHI-MEI N141I1-L02
Clock Generator ICS 9LPR310
Video Control Intel 945GM
ATI: M56-P with 8 cells 32 MB GDDR2 memory
LAN BCM5787
Card Reader + IEEE1394 PCI8402ZHK
Audio System Azalia CODEC: ALC880
Modem 56 Kbps(V.90) FaxModem(MDC(Azalia I/F)) and 10/100(Reserved for 1000) Base-TX LAN
Ekron (10/100) or Vidalia (GbE)
Wireless LAN Wireless LAN Intel Pro/Wireless 3945ABG(Mini PCI-E Interface IEEE802.11a, b, g)with RF(USB interface)
CIR IRM-2638
USB USB2.0x4(individual)
Internal USB: Blue Tooth
TV Tuner Card Mini-PCI-E AVerMedia Hybrid TV Tuner Card
NewCard Mini-PCI-E interface
MiTac Secret
Confidential Document

8224 N/B Maintenance
8224 N/B Maintenance
8
1.2 Hardware System
1.2.1 Intel Yonah Processors in Micro-FCBGA Package
Intel Yonah Processors with 478 pins Micro-FCBGA package. The Yonah processor is built on Intel’s next generation
65 nanometer process technology. Yonah is Intel’s first dual core processor for mobile. The following list provides
some of the key features on this processor:
•First dual core processor for mobile
•Supports Intel Architecture with Dynamic Execution
•On-die, primary 32 kB instruction cache and 32 kB write-back data cache
•On-die, 2 MB second level cache with Advanced Transfer Cache Architecture
•Data Prefetch Logic
•Streaming SIMD Extensions 2 (SSE2) and Streaming SIMD Extensions 3 (SSE3)
•The Yonah Standard Voltage and Low Voltage processor are offered at 667 MHz FSB
•The Yonah Ultra Low Voltage processor is offered at 533 MHz FSB
•Advanced Power Management features including Enhanced Intel SpeedStep technology
•Digital Thermal Sensor
•Micro-FCPGA and Micro-FCBGA packaging technologies
MiTac Secret
Confidential Document

8224 N/B Maintenance
8224 N/B Maintenance
9
ICS9LPR310 is a low power CK410M-compliant clock specification. This clock synthesizer provides a single chip
solution for next generation P4 Intel processors and Intel chipsets. ICS9LPR310 is driven with a 14.318MHz crystal.
•Execute Disable Bit support for enhanced security
•Intel Virtualization Technology
1.2.2 Clock Generator
Output Features:
•2 - 0.7 V differential CPU pairs
•8 - 0.7 V differential PCIEX pairs
•1 - 0.7 V differential SATA pair
•1 - 0.7 V differential LCDCLK/PCIEX selectable pair
•4 - PCI (33 MHz)
•2 - PCICLK_F, (33 MHz) free-running
•1 - USB, 48 MHz
•1 - DOT 96 MHz/27 MHz selectable pair
•2 - REF, 14.318 MHz
MiTac Secret
Confidential Document

8224 N/B Maintenance
8224 N/B Maintenance
10
Key Specifications:
•CPU outputs cycle-cycle jitter < 85ps
•PCIEX outputs cycle-cycle jitter < 125ps
•SATA outputs cycle-cycle jitter < 125ps
•PCI outputs cycle-cycle jitter < 500ps
•+/- 300ppm frequency accuracy on CPU, PCIEX and SATA clocks
•+/- 100ppm frequency accuracy on USB clocks
Features/Benefits:
•Supports tight ppm accuracy clocks for Serial-ATA and PCIEX
•Supports programmable spread percentage and frequency
•Uses external 14.318 MHz crystal, external crystal load caps are required for frequency tuning
MiTac Secret
Confidential Document

8224 N/B Maintenance
8224 N/B Maintenance
11
The Mobile Intel 945GM Express Chipset is designed for use in Intel’s next generation mobile platform,code named
NAPA.
The Intel 945GM Express Chipset come with the Generation 3.5 Intel Integrated Graphics Engine,and the Intel
Graphics Media Accelerator (GMA) 950,providing enhanced graphics support over the previous
generation(G)MCH’s.
The (G)MCH manages the flow of information between the four following primary interfaces:
1.2.3 The Mobile Intel 945GM Express Chipset
•FSB
•System Memory Interface
•Graphics Interface
•DMI
The (G)MCH can also be enabled to support external graphics,using the x16 PCI Express Graphics attch port.When
external graphics is enabled,the internal graphics port are inactive.
Processor Support
•All Yonah variants
Features
MiTac Secret
Confidential Document

8224 N/B Maintenance
8224 N/B Maintenance
12
•Merom support
•533 MHz and 667MHz Front Side Bus (FSB) support
•Source synchronous double-pumped (2x) Address
•Source synchronous quad-pumped (4x) Data
•Other key features are:
-- Support for DBI (Data Bus Inversion)
-- Support for MSI (Message Signaled Interrupt)
-- 32-bit interface to address up to 4 GB of memory
-- A 12 deep In-Order Queue to pipeline FSB commands
-- GTL+ bus driver with integrated GTL termination resistors
Memory System
•Support Single/Dual Channel DDR2 SDRAM
•Maximum Memory supported 2 GB
•64 bit wide per channel
•Three Memory Channel Configurations supported
-- Single Channel
-- Dual Channel Symmetric
MiTac Secret
Confidential Document

8224 N/B Maintenance
8224 N/B Maintenance
13
-- Dual Channel Asymmetric
•One SO-DIMM connector per channel
•Support for DDR2 at 400MHz, 533MHz and 667MHz
•256Mb , 512Mb and 1 Gb Memory Technologies supported
•Support for x8 and x16 devices
•Maximum Memory supported: 2 GB
•Support for DDR2 On-Die Termination (ODT)
•Supports Partial Writes to memory using Data Mask signals (DM)
•Intel Rapid Memory Power Management
•Dynamic row power-down
•No support for Fast Chip Select mode
•Support for 2N timings only
Discrete Graphics using PCI Express
•One 16-lane (x16) PCI Express port for external PCI Express Based graphics card
•Fully compliant to the PCI Express Base Specification revision 1.0a. base PCI Express frequency of 2.5 GHz
only
MiTac Secret
Confidential Document

8224 N/B Maintenance
8224 N/B Maintenance
14
•Raw bit-rate on the data pins of 2.5Gb/s, resulting in a real bandwidth per pair of 250 MB/s given the 8/10
encoding used to transmit data across this interface
•Maximum theoretical realized bandwidth on interface of 4 GB/s in each direction simultaneously, for an
aggregate of 8 GB/s when x16
•100 MHz differential reference clock (shared by PCI Express Gfx and DMI)
•STP-AGP/AGP_BUSY Protocol equivalent for PCI Express based attach is via credit based PCI Express
mecanism
•PCI Express power management support: L0s, L1, L2/L3 Ready, L3
•Lane# 0 only for signaling and detection of exit from L0s and L1
•Hierarchical PCI-compliant configuration mechanism for downstream devices (i.e., normal PCI 2.2
Configuration space as a PCI-to-PCI Bridge)
•PCI Express Extended Configuration Space. The first 256 bytes of configuration space aliases directly to the
PCI Compatibility configuration space. The remaining portion of the fixed 4KB block of memory-mapped
space above that (starting at 100h) is known as extended configuration space
•PCI Express Enhanced Addressing Mechanism. Accessing the device configuration space in a flat memory
mapped fashion
•Automatic discovery, negotiation, and training of link out of reset
•Supports traditional PCI style traffic (asynchronous snooped, PCI ordering)
•Supports traditional AGP style traffic (asynchronous non-snooped, PCI-X Relaxed ordering)
•Support for peer segment destination write traffic (no peer-to-peer read traffic) in Virtual Channel 0 only
MiTac Secret
Confidential Document

8224 N/B Maintenance
8224 N/B Maintenance
15
•APIC and MSI interrupt messaging support. Will send Intel-defined “End Of Interrupt” broadcast message
when initiated by the CPU
•Support for Isochronous non-snooped traffic through a dedicated Virtual Channel
•Downstream Lock Cycles(including Split Locks)
•Automatic clock extraction and phase correction at the receiver
Internal Graphics
•Intel Gen 3.5 Integrated Graphics Engine
•250 MHz core rendor clock at 1.05V core voltage
•Supports TV-Out, LVDS, CRT and SDVO
•Intel Dual Frequency Graphics Technology
•Intel Dynamic Video Memory Technology (DVMT 3.0)
•Intel Smart 2D Display Technology
•Intel Display Power Saving Technology 2.0
•Video Capture via x1 concurrent PCIE port
•Higher Performance MPEG-2 Decoding
•Hardware Acceleration for VLD / iDCT
•4x pixel rate HWMC
MiTac Secret
Confidential Document

8224 N/B Maintenance
8224 N/B Maintenance
16
•DX 9.1
•Hardware Motion Compensation
•Intermediate Z in Classic Rendering
Analog CRT
•Integrated 400 MHz RAMDAC
•Analog Monitor Support up to QXGA (2048 x 1536)
•Support for CRT Hot Plug
Dual Channel LVD
•Panel support up to UXGA (1600 x 1200)
•25-112 MHz single / dual channel
-- Single channel LVDS interface support: 1 x 18 bpp
-- Dual channels LVDS interface support: 2 x 18 bpp panel support up to UXGA (1600 x 1200)
-- TFT panel type supported
•Pixel Dithering for 18 bit TFT panel to emulate 24 bpp true color displays
•Panel Fitting. Panning , and Center Mode Supported
•CPIS 1.5 compliant
MiTac Secret
Confidential Document

8224 N/B Maintenance
8224 N/B Maintenance
17
•Spread spertrum clocking supported
•Panel Power Sequencing support
•Integrated PWM interface for LCD backlight inberter control
TV - OUT
•Three integrated 10 bit DACS
•Macro Vision support
•Overscaling
•NTSC / PAL
•Component, S-Video and Composite Output interfaces
•HDTV support
-- Single channel LVDS interface support: 1 x 18 bpp
DMI
•Chip-to-chip interface between (G)MCH and Intel 82801GBM (ICH7M)
•Configurable as x2 or x4 DMI lanes
•2 GB/s (1 GB/s each direction) point-to-point interface to Intel 82801GBM
MiTac Secret
Confidential Document

8224 N/B Maintenance
8224 N/B Maintenance
18
•32 bit downstream address
•Direct Media Interface asynchronously coupled to core
•Supports 3 Virtual Channels for traffic class performance differentiation
•Supports both snooped and non-snooped traffic
•Supports isochronous non-snooped traffic
•Supports legacy snooped isochronous traffic
•Supports the following traffic types to or from Intel 82801GBM
•Peer write traffic between DMI and PCI Express Graphics port
•DMI-to-DRAM
•DMI-to-CPU (FSB Interrupts or MSIs only)
•CPU-to-DMI
•Messaging in both directions, including Intel Vendor-specific messages
•Supports Power Management state change messages
•APIC and MSI interrupt messaging support
•Supports SMI, SCI and SERR error indication
•Legacy support for ISA regime protocol (PHOLD/PHOLDA) required for parallel port DMA, floppy drive,
and LPC bus masters
MiTac Secret
Confidential Document

8224 N/B Maintenance
8224 N/B Maintenance
19
The ICH7 provides extensive I/O support. Functions and capabilities include:
1.2.4 I/O Controller Hub : INTEL ICH7-M
•PCI Express Base Specification, Revision 1.0a support
•PCI Local Bus Specification, Revision 2.3 support for 33 MHz PCI operations ( supports up to six Req/Gnt
pairs)
•ACPI Power Management Logic Support
•Enhanced DMA controller, interrupt controller, and timer functions
•Integrated Serial ATA host controller with independent DMA operation on four ports and AHCI (ICH7R
only)support
•USB host interface with support for eight USB ports; four UHCI host controllers; one EHCI high-speed USB
2.0 Host controller
•Integrated LAN controller
•System Management Bus (SMbus) Specification, Version 2.0 with additional support for I2C devices
•Supports Audio Codec ’97, Revision 2.3 Specification (a.k.a , AC ’97 Component Specification, Revision
2.3) which provides a link for Audio and Telephony codecs (up to 7 channels)
•Supports Intel High Definition Audio
•Supports Intel Matrix Storage Technology (ICH7R only)
•Supports Intel Active Management Technology
MiTac Secret
Confidential Document