NXP Semiconductors CLRC663 User manual

AN11022
CLRC663 evaluation board quick start guide
Rev. 1.6 — 17 May 2023 Application note
Document Information
Information Content
Keywords CLRC663, CLRC663 plus, CLEV6630A, CLEV6630B, CLRC663 evaluation board, CLRC663
customer board, CLRC663 GUI, GUI, CLRC663 Support Tool, NFC Cockpit
Abstract This document describes the CLEV6630A and CLEV6630B (CLRC663 evaluation board), and
how to use it. It describes the NFC Cockpit (Version 3.6), which allows an easy basic access to
the CLRC663 registers and EEPROM in combination with basic reader functionality.

NXP Semiconductors AN11022
CLRC663 evaluation board quick start guide
Revision history
Rev Date Description
1.6 20230517 Update to latest NFC Reader Library and MCUXpresso IDE
Section 7 "Radio Equipment Directive (RED)" added
1.5 20180528 Including CLEV6630A
1.4 20170515 MCUXpresso IDE installation and usage chapter added
Software example descriptions added
1.3 20170503 Update with new CLEV6630B V2.0 and NFC Cockpit
1.2 20150114 RC663 Schematic updated
1.1 20120712 Some Figures updated because of quality reasons, Section Licenses updated
1.0 20120216 Initial release
AN11022 All information provided in this document is subject to legal disclaimers. © 2023 NXP B.V. All rights reserved.
Application note Rev. 1.6 — 17 May 2023
2 / 46

NXP Semiconductors AN11022
CLRC663 evaluation board quick start guide
1 Introduction
This document describes the CLEV6630A and CLEV6630B (CLRC663 evaluation board), which provides an
easy evaluation of the features and functions of the CLRC663 and CLRC663 plus families.
It provides the first steps to operate the board, using the NFC Cockpit (Version 3.6 or higher).
The default antenna is a 65 mm x 65 mm antenna with some metal layer inside the antenna area. This antenna
is not an optimum antenna as such, but intends to demonstrate the performance and register settings of the
CLRC663 under typical design constraints like LCD or some metal (e.g. PCB) inside the antenna area.
In this document the term „MIFARE Classic card“ refers to a MIFARE Classic IC-based contactless card, the
term „MIFARE DESFire card“ refers to a MIFARE DESFire IC-based contactless card.
1.1 CLRC663 registers and EEPROM concept
The CLRC663 uses internal registers to adapt and optimize the functionality and performance for each of the
supported protocols and data rates dependent on the connected antenna, matching network and receiver path.
It offers an EEPROM, which contains the default settings for all the supported protocols (locked). These settings
are loaded into the registers with the LoadProtocol command for each supported protocol and data rate.
The default EEPROM configuration settings are optimized for the generic use, based on the 65mmx65mm
antenna of the board CLEV6630A / CLEV6630B, and cannot be updated by the user as such. Individual
settings must be overwritten by the host µC after the LoadProtocol.
Alternatively, customized settings can be used for the major relevant registers in an extra EEPROM area. Then
the command LoadReg must be used to copy the customized EEPROM content into the registers.
Some of these settings can or even must be adapted towards a new antenna design (e.g. the RX settings).
Some EEPROM configuration data is independent from the used protocols and defines e.g. the startup behavior
of the CLRC663 or the functionality of LowPower Card detection and requires attention as well for optimum
performance of the chip.
1.2 CLEV6630A / CLEV6630B concept
The basic concept of the CLEV6630A / CLEV6630B is to enable the user to perform a quick evaluation of
the CLRC663, and also connect their own antenna to the CLRC663 board. In addition, dedicated boards which
allow to solder custom matching components are available. The NFC Cockpit can be used to optimize the
CLRC663 antenna tuning, to perform the related TX and RX optimization without touching any source code.
All the relevant CLRC663 registers can be modified and fine-tuned using the NFC Cockpit. For the most
relevant registers, the customized settings can typically be stored in the CLRC663 EEPROM.
The NFC Cockpit also allows a dump of the complete user EEPROM content into an XML file. This file then
can be loaded again into the EEPROM. That allows to manage and exchange different user or antenna
configurations. In addition, the register settings found to work well using the NFC Cockpit, can be used during
user code development as well.
As soon as the register settings for the targeted protocols and data rates are defined, the NFC Reader Library
including the HAL can be used to start the development of the user application. Examples illustrate the usage of
the library for typical use cases.
The source code examples of the NFC Reader Library can be used to develop an own application directly
on the LPC1769 (see Figure 3), or can serve as a starting point for porting the NFC Library to any other
microcontroller platform.
AN11022 All information provided in this document is subject to legal disclaimers. © 2023 NXP B.V. All rights reserved.
Application note Rev. 1.6 — 17 May 2023
3 / 46

NXP Semiconductors AN11022
CLRC663 evaluation board quick start guide
2 Hardware
The CLEV6630, as shown in Figure 1 and Figure 2, provides many test functions which might not be used for
the typical hardware and software evaluation. It can be used as a simple standard reader without modification, it
can be used to define and optimize the analog settings for any connected antenna or it can be used to develop
and modify any RFID and NFC application based on the NFC Reader Library.
The CLEV6630A and CLEV6630B share the same hardware, except these differences:
1. CLEV6630A uses the CLRC66302, while CLEV6630B uses the CLRC66303.
2. The CLEV6630A PCB color is red, while the CLEV6630V is blue.
3. The antenna tuning is slightly different (see 2.2.3).
2.1 Hardware introduction
The CLRC663 is supplied with a supply voltage, which can be chosen between: internal and external supply.
For the internal supply either 5 V or 3.3 V can be used. The external power supply can be an AC or DC supply
(polarity does not matter) with at least 7.5 V, since the board provides a rectifier and LDO to supply the circuit
with 5 V and 3.3 V.
The CLRC663 is connected to an NXP LPC1769 µC via SPI. A specific firmware on the LPC1769 allows to use
the CLEV6630A / CLEV6630B together with the NFC Cockpit.
The connection to the PC is done via USB: USB micro connectors are supported. The use of the shielded USB
cable is required to meet the FCC/CE specifications.
Another connection option allows to connect an LPC-LINK2 board the CLEV6630A / CLEV6630B with a debug
cable. This allows the development of custom software or the execution of the NFC Reader Library code
including samples.
In case a different host microcontroller shall be used, the SPI interface is available for connection to an external
host (the on board LPC1769 is not used in this case).
Figure 1. CLEV6630B Customer evaluation board
Note: The CLEV6630A looks identical, but with a red PCB.
AN11022 All information provided in this document is subject to legal disclaimers. © 2023 NXP B.V. All rights reserved.
Application note Rev. 1.6 — 17 May 2023
4 / 46

NXP Semiconductors AN11022
CLRC663 evaluation board quick start guide
Figure 2. CLEV6630B top view
AN11022 All information provided in this document is subject to legal disclaimers. © 2023 NXP B.V. All rights reserved.
Application note Rev. 1.6 — 17 May 2023
5 / 46

NXP Semiconductors AN11022
CLRC663 evaluation board quick start guide
2.2 Schematics
The complete schematics of the CLRC663 evaluation board are shown in the Figure 3, Figure 4, Figure 5,
Figure 7, and Figure 8.
2.2.1 LPC1769
The CLEV6630A / CLEV6630B contains an NXP LPC1769 (see Figure 3).
An LPC Linker can be connected to the LPC1769 via the JTAG interface (see Figure 4).
Figure 3. LPC1769
AN11022 All information provided in this document is subject to legal disclaimers. © 2023 NXP B.V. All rights reserved.
Application note Rev. 1.6 — 17 May 2023
6 / 46

NXP Semiconductors AN11022
CLRC663 evaluation board quick start guide
Figure 4. JTAG interface and serial EEPROM
AN11022 All information provided in this document is subject to legal disclaimers. © 2023 NXP B.V. All rights reserved.
Application note Rev. 1.6 — 17 May 2023
7 / 46

NXP Semiconductors AN11022
CLRC663 evaluation board quick start guide
2.2.2 Power supply
The default settings use the power supply from the USB connector. For the maximum performance and a better
test capability, the external power supply should be connected. The AC or DC power input can cover any power
supply providing an AC or DC voltage between 7.5 and 12 V.
Following figure shows the USB supply, external supply and and LPC1769 supply.
Figure 5. Power supply
As soon as the board is supplied with power, the red LED LD100 must be on.
The CLRC663 evaluation board provides two LDOs, one for 5 V and one for 3.3 V. 5 V LDO is only be used, if
the external power supply is connected and used (J101 default). Using USB power might not give the best RF
performance, since the USB voltage level might not be stable 5 V.
AN11022 All information provided in this document is subject to legal disclaimers. © 2023 NXP B.V. All rights reserved.
Application note Rev. 1.6 — 17 May 2023
8 / 46

NXP Semiconductors AN11022
CLRC663 evaluation board quick start guide
Figure 6. CLEV6630A / CLEV6630B jumpers
Three jumpers can be used to evaluate the different power supply options:
•J101: either external or USB power supply (default)
•J303: either VBAT = 5 V or 3.3 V (default)
•J300: closed (default) or to measure the ITVDD (bridge with an ampere meter) or to supply the CLRC663
(center pin of J300) with external TVDD from external DC power supply
Note: The best RF performance can be achieved with external power supply.
2.2.3 CLRC663
The clock is based on a 27.12 MHz crystal.
During the antenna tuning and overall hardware design typically the ITVDD must be checked. This can be done
with the JP300 (“TVDD”), either using an external power supply or just using an ampere meter instead of the
jumper.
AN11022 All information provided in this document is subject to legal disclaimers. © 2023 NXP B.V. All rights reserved.
Application note Rev. 1.6 — 17 May 2023
9 / 46

NXP Semiconductors AN11022
CLRC663 evaluation board quick start guide
The relevant test signals can be derived from the digital test pins at the bottom of the board and the two analog
test pins AUX1 and AUX2.
Figure 7. CLEV6630A / CLEV6630B CLRC663
The antenna connection uses the standard tuning circuit. The EMC filter is designed with a cut-off frequency of
fEMC ≈ 21 MHz, and the antenna impedance is tuned to Z ≈ 20 Ω.
Figure 8. CLEV6630B antenna circuit
AN11022 All information provided in this document is subject to legal disclaimers. © 2023 NXP B.V. All rights reserved.
Application note Rev. 1.6 — 17 May 2023
10 / 46

NXP Semiconductors AN11022
CLRC663 evaluation board quick start guide
The “asymmetrical” tuning (see Figure 9) is a compromise to provide optimum power transfer and good wave
shapes in combination with good loading effects, which automatically reduce the field strength under strong
loading conditions.
The CLEV6630A antenna tuning is the same as the tuning of the CLEV6630B, except these differences:
1. C307 = C320 = 12 pF
2. C316 = C317 = 33 pF
Note: The CLRC663 plus (CLEV6630B) can drive more output power than the CLRC663 (CLEV6630A), so the
antenna for the CLRC663 plus could be tuned with a lower impedance to increase the field strength. However,
the maximum allowed field strength must be taken into account, too.
a. CLEV6630A b. CLEV6630B
Figure 9. CLEV6630A / CLEV6630B antenna tuning
AN11022 All information provided in this document is subject to legal disclaimers. © 2023 NXP B.V. All rights reserved.
Application note Rev. 1.6 — 17 May 2023
11 / 46

NXP Semiconductors AN11022
CLRC663 evaluation board quick start guide
2.3 Jumper settings
Three jumpers can be used to evaluate the different power supply options:
J101: either external or USB power supply (default)
J303: either VBAT = 5 V or 3.3 V (default)
J300: closed (default) or to measure the ITVDD
Figure 10 shows the default jumper settings for operation powered via USB.
Figure 11 shows the jumper setting for the operation externally powered.
Figure 10. CLEV6630A / CLEV6630B default jumper settings
AN11022 All information provided in this document is subject to legal disclaimers. © 2023 NXP B.V. All rights reserved.
Application note Rev. 1.6 — 17 May 2023
12 / 46

NXP Semiconductors AN11022
CLRC663 evaluation board quick start guide
Figure 11. CLEV6630A / CLEV6630B jumper settings for external power supply
AN11022 All information provided in this document is subject to legal disclaimers. © 2023 NXP B.V. All rights reserved.
Application note Rev. 1.6 — 17 May 2023
13 / 46

NXP Semiconductors AN11022
CLRC663 evaluation board quick start guide
3 Software
The CLEV6630A / CLEV6630B evaluation board is delivered with a graphical user interface application (GUI),
the NFC Cockpit. The NFC Cockpit can be used to explore the functionality of the CLRC663 and perform RF
and antenna design-related tests. It allows a direct register access as well as EEPROM read and write access.
The NFC Cockpit therefore can be used to configure and test the CLRC663.
3.1 LPC firmware and driver
The LPC firmware is installed by default on the CLEV6630A / CLEV6630B and is ready to use. No LPC
firmware installation is required, if the board is only used with the NFC Cockpit.
However, the LPC1769 might be used for software development together with one of the NXP software
examples (including the NFC Reader Library). In such case the LPC FW must be reinstalled afterwards, if the
CLEV6630A / CLEV6630B is supposed to be used together with the NFC Cockpit again. Reason for this is that
any software development using the LPCXpresso erases the default firmware. The use and reinstallation of the
LPC firmware using the LPCXpresso is described in [5].
In any case the correct PC VCOM driver must be installed, before the NFC Cockpit can be used with
the CLEV6630A / CLEV6630B evaluation board. This driver needs to be manually installed, using the
“install_vcom.bat” in the subdirectory NFC Cockpit _v xyz \VCOM.
For the first start with the CLEV6630A / CLEV6630B, refer to section 4.
3.1.1 LPC firmware installation
For installation of LPC firmware, the LPC link and a LPCXpresso tool is required. For details refer to [5].
3.1.2 LPC driver installation
Before the first connection of the CLEV6630A / CLEV6630B (with LPC firmware) to the PC, the driver must be
installed with
\Name of the GUI package\VCOM\install_vcom.bat
After successful installation of the driver, the CLEV6630A / CLEV6630B can be connected to the PC and will
show up as VCOM device on a COM port, as shown in Figure 12.
Note for possible future NFC Cockpit updates: Make sure to use latest driver version, otherwise the
application might not work correctly. In case of doubt reinstall the driver of the corresponding NFC Cockpit
package.
AN11022 All information provided in this document is subject to legal disclaimers. © 2023 NXP B.V. All rights reserved.
Application note Rev. 1.6 — 17 May 2023
14 / 46

NXP Semiconductors AN11022
CLRC663 evaluation board quick start guide
Figure 12. NFC Cockpit VCOM driver
CLEV6630A / CLEV6630B connected to the PC, driver properly installed.
AN11022 All information provided in this document is subject to legal disclaimers. © 2023 NXP B.V. All rights reserved.
Application note Rev. 1.6 — 17 May 2023
15 / 46

NXP Semiconductors AN11022
CLRC663 evaluation board quick start guide
3.2 NFC Cockpit
The NFC Cockpit can be installed and started (see Figure 13).
Figure 13. NFC Cockpit Initial view
After starting the NFC Cockpit, the communication link between the PC and the CLEV6630A / CLEV6630B (via
the LPC VCOM interface) is enabled automatically.
Note: The NFC Cockpit is a development tool, and therefore allows many different kinds of operations, even
“useless” ones at a first glance. The correct use of the NFC Cockpit is required to operate the CLRC663
properly.
Example: without enabling the RF Field no card can be operated, even though the CLRC663 can be operated.
The Figure 14 shows the activation of a MIFARE DESFire card, using the <Load Protocol> + <Field On> +
<Activate Layer3>, followed by <Activate Layer4>. The NFC Cockpit shows the card responses like ATQA,
SAK, and ATS.
Afterwards the ISO/IEC 14443-4 protocol can be used to exchange data. The Figure 14 shows the MIFARE
DESFire command “Get Application ID” (0x6A), which returns the AIDs.
Note: Make sure that either the CRC is enabled or added manually in the data field.
AN11022 All information provided in this document is subject to legal disclaimers. © 2023 NXP B.V. All rights reserved.
Application note Rev. 1.6 — 17 May 2023
16 / 46

NXP Semiconductors AN11022
CLRC663 evaluation board quick start guide
Figure 14. NFC Cockpit: Activation of a MIFARE DESFire EV1 card
Note: 0x60 = Get Version command of MIFARE DESFire EV1.
Similar functionality does exist for ISO/IEC 14443 A and B, for NFC type F and for ISO/IEC 15693
communication.
Be aware that a Load Protocol command must be executed manually before the corresponding protocol settings
are loaded from the EEPROM into the registers. So this tab “Type A” can be used to perform:
1. <Load Protocol> (e.g. type A 106)
2. <Field On>
3. <Single REQA> (using the EEPROM settings)
4. Select a TX register, e.g. DRVMODREG, change TXCLOCKMODE
5. Change some register bits, and write back into RAM
6. <Single REQA> shows the register changes (probing the field and checking the envelop)
This allows an easy and quick optimization of TX and RX parameters. Using the default settings from the
EEPROM always resets the relevant registers.
1. <Load Protocol> (e.g. type A 106)
2. <Single REQA> (using again the EEPROM settings)
Note: The EEPROM of the CLRC663 is locked for all the LoadProtocol area.
AN11022 All information provided in this document is subject to legal disclaimers. © 2023 NXP B.V. All rights reserved.
Application note Rev. 1.6 — 17 May 2023
17 / 46

NXP Semiconductors AN11022
CLRC663 evaluation board quick start guide
3.2.1 CLRC663 register access
The NFC Cockpit allows the reading and writing of all the CLRC663 registers (see Figure 15).
Selecting a register reads and shows the hexadecimal content as well as the corresponding bit values. The
input allows to change each bit separately as well as writing hexadecimal values. Writing back the value
changes the CLRC663 register.
A help function automatically shows a short description of the (part of the) registers itself, if the mouse is moved
over the names.
Note: Some register content cannot be changed manually (“read only”) and some content might be overwritten
by the LPC firmware.
Figure 15. CLRC663 register access
Registers are temporary stored, i.e. might be overwritten with Load Protocol.
AN11022 All information provided in this document is subject to legal disclaimers. © 2023 NXP B.V. All rights reserved.
Application note Rev. 1.6 — 17 May 2023
18 / 46

NXP Semiconductors AN11022
CLRC663 evaluation board quick start guide
3.2.2 CLRC663 analog and digital test signals
The NFC Cockpit allows to route the CLRC663 digital test signals to the SIGOUT pin, as well as to unlock and
route the CLRC663 analog test signals to test pins AUX1 and AUX2. This is shown in Figure 16.
The digital test pin SIGOUT can be found at the J301 (pin row). While the analog signals are routed to two test
pads as close to the CLRC663 as possible (below the antenna tuning area).
Figure 16. CLRC663 analog and digital test signals
After selecting the signals <Route Test Signal> activates the chosen test signals at the chosen test pins.
AN11022 All information provided in this document is subject to legal disclaimers. © 2023 NXP B.V. All rights reserved.
Application note Rev. 1.6 — 17 May 2023
19 / 46

NXP Semiconductors AN11022
CLRC663 evaluation board quick start guide
3.2.3 CLRC663 low-power card detection
The NFC Cockpit allows the configuration and test of the low-power card detection (LPCD) of the CLRC663 as
shown in Figure 17. The offered LPCD functionality depends on the detected board: The CLEV6630A offers the
CLRC66302 features, while the CLEV6630B offers the enhanced LPCD features of the CLRC66303 (CLRC663
plus).
The LPCD parameter, which is used to define the LPCD performance (sensitivity versus robustness) can be
entered manually, if needed (details refer to [1]).
Otherwise the standby time can be entered and the LPCD can be started. During the LPCD being activated
the CLRC663 does not react on any command, so only a detuning (-> place a card) or a Reset (press <Stop
LPCD>) can end the LPCD mode.
Note: The NFC Cockpit automatically stops the LPCD after 60 seconds.
Figure 17. CLRC663 LPCD
AN11022 All information provided in this document is subject to legal disclaimers. © 2023 NXP B.V. All rights reserved.
Application note Rev. 1.6 — 17 May 2023
20 / 46