NXP Semiconductors UM11723 User manual

UM11723
KITPF5200FRDMEVM evaluation board
Rev. 1 — 8 December 2021 User manual
Document information
Information Content
Keywords PF5200, FRDM-KL25Z, PF200 NXP GUI, PMIC, mirror register, One-Time
Programming, Try Before Buy
Abstract The KITPF5200FRDMEVM evaluation board user guide is intended for the
engineers involved in the evaluation, design, implementation, and validation
of PF5200, Fail-safe system basis chips with multiple SMPS. The main
purpose of this board is to run performance test. For device programming,
use KITPF5200SKTEVM socket board.

NXP Semiconductors UM11723
KITPF5200FRDMEVM evaluation board
Revision history
Revision Date Description
UM11723 v.1 20211208 Initial release
Table 1. Revision history
UM11723 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2021. All rights reserved.
User manual Rev. 1 — 8 December 2021
2 / 51

NXP Semiconductors UM11723
KITPF5200FRDMEVM evaluation board
Important notice
NXP provides the enclosed product(s) under the following conditions:
This evaluation kit is intended for use of ENGINEERING DEVELOPMENT OR
EVALUATION PURPOSES ONLY. It is provided as a sample IC pre-soldered to a
printed circuit board to make it easier to access inputs, outputs, and supply terminals.
This evaluation board may be used with any development system or other source of
I/O signals by simply connecting it to the host MCU or computer board via off-the-
shelf cables. This evaluation board is not a Reference Design and is not intended to
represent a final design recommendation for any particular application. Final device in
an application will be heavily dependent on proper printed circuit board layout and heat
sinking design as well as attention to supply filtering, transient suppression, and I/O
signal quality.
The goods provided may not be complete in terms of required design, marketing, and
or manufacturing related protective considerations, including product safety measures
typically found in the end product incorporating the goods. Due to the open construction
of the product, it is the user's responsibility to take any and all appropriate precautions
with regard to electrostatic discharge. In order to minimize risks associated with the
customers applications, adequate design and operating safeguards must be provided
by the customer to minimize inherent or procedural hazards. For any safety concerns,
contact NXP sales and technical support services.
UM11723 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2021. All rights reserved.
User manual Rev. 1 — 8 December 2021
3 / 51

NXP Semiconductors UM11723
KITPF5200FRDMEVM evaluation board
1 Introduction
The KITPF5200FRDMEVM evaluation board user guide is intended for the engineers
involved in the evaluation, design, implementation, and validation of PF5200, Fail-safe
system basis chip with multiple SMPS (Switch Mode Power Supplies).
This board allows to run performance test as the device is soldered on it. For OTP
programming in development phase, use KITPF5200SKTEVM.
This document contains all of the information required to evaluate the PF5200 Fail-safe
system basis chip with two SMPS connected in single or dual mode.
The document covers connecting the hardware, installing the software and tools,
configuring the environment, and using the kit.
2 Finding kit resources and information on the NXP web site
NXP Semiconductors provides online resources for this evaluation board and its
supported device(s) on http://www.nxp.com.
The information page for KITPF5200FRDMEVM evaluation board is at http://
www.nxp.com/KITPF5200FRDMEVM. The information page provides overview
information, documentation, software and tools, parametrics, ordering information
and a Getting Started tab. The Getting Started tab provides quick-reference
information applicable to using the KITPF5200FRDMEVM evaluation board, including the
downloadable assets referenced in this document.
2.1 Collaborate in the NXP community
The NXP community is for sharing ideas and tips, ask and answer technical questions,
and receive input on just about any embedded design topic.
The NXP community is at http://community.nxp.com.
3 Getting ready
Working with the KITPF5200FRDMEVM requires the kit contents, additional hardware,
and a Windows PC workstation with software installed.
3.1 Kit contents
The KITPF5200FRDMEVM kit contains the following items:
•Assembled and tested evaluation board and preprogrammed FRDM-KL25Z
microcontroller board in an anti-static bag.
•3.0 ft USB-STD A to USB-B-mini cable
•Jumpers mounted on board
•PF52 part soldered on top
•Quick Start Guide
3.2 Additional hardware
In addition to the kit contents, the following hardware is necessary when working with this
kit.
UM11723 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2021. All rights reserved.
User manual Rev. 1 — 8 December 2021
4 / 51

NXP Semiconductors UM11723
KITPF5200FRDMEVM evaluation board
•Power supply with a range of 3.3 V to 5.0 V. Current limit depends of the use case, but
a 4.0 A current limit supports all use cases
3.3 Windows PC workstation
This evaluation board requires a Windows PC workstation.
•USB-enabled computer with Windows 7 or Windows 10
3.4 Software
The following software must be installed on the PC workstation prior to using the
KITPF5200FRDMEVM evaluation board.
•PF5200 NXP GUI installation package
4 Getting to know the hardware
4.1 Kit overview
The KITPF5200FRDMEVM kit provides an integrated platform for evaluating designs
based on NXP’s PF5200 dual-channel PMIC. All PF5200 features can be accessed and
monitored in a test environment.
The kit hardware consists of the KITPF5200FRDMEVM evaluation board, a FRDM-
KL25Z microcontroller board, and the USB cable required to connect the FRDM-KL25Z
to the PC.
The KITPF5200FRDMEVM evaluation board features an individual PF5200 soldered
on board. Connectors, jumpers, and switches on the board can be used to configure an
evaluation environment that meets specific design requirements. The board also contains
LEDs and test points that provide a means of monitoring performance in real time.
The FRDM-KL25Z is mounted to Arduino connectors on the bottom of the
KITPF5200FRDMEVM board. The role of the FRDM-KL25Z is to manage I2C
communication between the KITPF5200FRDMEVM board and the GUI installed on the
PC.
4.2 KITPF5200FRDMEVM features
•Banana 4 mm for power supply input
•Banana 4 mm for switcher 1 and switcher 2
•Selectable OTP or TBB mode
•PGOOD, RESETBMCU and XFAIL pins
•USB to I2C protocol for easy connection to software GUI
•LEDs, green and red, that indicate signal or regulator status
•LED blue to indicate that VDDOTP pin is set to 8.0 V (OTP burning voltage)
4.3 KITPF5200FRDMEVM featured components
Figure 1 shows the location of key KITPF5200FRDMEVM components.
UM11723 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2021. All rights reserved.
User manual Rev. 1 — 8 December 2021
5 / 51

NXP Semiconductors UM11723
KITPF5200FRDMEVM evaluation board
Figure 1. Evaluation board featured component locations
Position Function Description
J1 / J4 VIN Input voltage (3.3 V min / 5.5 V max)
J2 / J5 SW1OUT Output for SW1
J3 / J6 SW2OUT Output for SW2
SW1 VIN switch PWRON manual control (assume J12 on PWRON_SW position)
J9 TBBEN_SEL Apply either V1P5D or 3.3 V from MCU or GND to TBBEN pin
J10 VIN_IC Apply VIN to VIN IC pin
J12 PWRON_SEL PWRON controlled either by the MCU or manually by SW1
J14 VDDIO_EN Apply VDDIO to VDDIO pin
J16 VDDIO_SEL VDDIO set to either 1.8 V or 3.3 V
Table 2. Jumper or switch functions
UM11723 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2021. All rights reserved.
User manual Rev. 1 — 8 December 2021
6 / 51

NXP Semiconductors UM11723
KITPF5200FRDMEVM evaluation board
Position Function Description
J22 PGOOD_SEL PGOOD setting either PGGO/GPO or output of temperature junction
analog voltage
Table 2. Jumper or switch functions...continued
4.3.1 VIN connectors
Nominal VIN voltage is 3.3 V minimum / 5.5 V maximum.
Schematic label Signal name Description
J1 VIN VIN supply input
J4 GND Ground
Table 3. VIN connector (J1 / J4)
4.3.2 SW1OUT and SW2OUT connectors
Each switch can be controlled between 0.6 V / 1.2 V.
Current capability is up to 8.0 A, assuming current limit is correctly set.
Voltage and current limits are set by OTP.
Schematic label Signal name Description
J5 GND Ground
J2 SW1OUT SW1 output power supply
J6 GND Ground
J3 SW2OUT SW2 output power supply
Table 4. SW1OUT and SW2OUT connectors
4.3.3 SW1 switch
This switch gets control only if the PWRON_SEL jumper is in the PWRON_SW position.
Otherwise, SW1 has no effect.
Schematic label Description
SW1 ON PWRON set to 1
SW1 OFF PWRON set to 0
Table 5. PWRON_SEL switch (SW1)
4.3.4 TBBEN_SEL jumper (J9)
This jumper selects the input voltage to the TBBEN pin.
Schematic label Signal name Description
J9-1-2 V1P5D TBBEN is supplied with V1P5D (TBB mode forced)
J9-3-4 TBBEN_MCU TBBEN pin is controlled by the MCU in Normal or
TBB mode
J9-5-6 GND TBBEN is tied to Ground (Normal mode forced)
Table 6. TBBEN_SEL jumper (J9)
UM11723 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2021. All rights reserved.
User manual Rev. 1 — 8 December 2021
7 / 51

NXP Semiconductors UM11723
KITPF5200FRDMEVM evaluation board
4.3.5 VIN_IC jumper (J10)
This jumper selects the VIN power source. The main purpose is to enable VIN current
measurements.
Schematic label Signal name Description
J10-1 VIN Connected to VIN power input power supply
J10-2 VIN_IC Connected to VIN of the device
Table 7. VIN_IC jumper (J10)
4.3.6 PWRON_SEL jumper (J12)
PWRON can be controlled either by the FRDM-KL25Z MCU, allowing control by script, or
manually.
Schematic label Signal name Description
J12-1-2 PWRON_MCU PWRON pin is controlled by the MCU
J12-2-3 PWRON_SW PWRON pin is controlled manually by SW1
Table 8. PWRON_SEL jumper (J12)
4.3.7 VDDIO_EN jumper (J14)
VDDIO_EN enables VDDIO from the external LDO to the VDDIO pin of the device.
Schematic label Signal name Description
J14-1 VDDIO ext VDDIO voltage from external LDO
J14-2 VDDIO PF5200 VDDIO connected to PF5200
Table 9. VDDIO_EN jumper (J14)
4.3.8 VDDIO_SEL jumper (J16)
VDDIO_SEL selects 1.8 V or 3.3 V for VDDIO.
Schematic label Signal name Description
J16-1-2 VDDIO 3.3 V Set external LDO to 3.3 V
J16-2-3 VDDIO 1.8 V Set external LDO to 1.8 V
Table 10. VDDIO_SEL jumper (J16)
4.3.9 PGOOD_SEL jumper (J22)
PGOOD_SEL selects either PGOOD/GPO or temperature sensor.
To be effective, the PGOOD pin must be configured correctly through I2C using the GUI.
Schematic label Signal name Description
J22-1-2 PGOOD/GPO PGOOD / GPO mode; apply an external pull up
to PGOOD pin
J22-2-3 AMUX Temperature sensor mode; no pull-up connected
to PGOOD pin
Table 11. PGOOD_SEL jumper (J22)
UM11723 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2021. All rights reserved.
User manual Rev. 1 — 8 December 2021
8 / 51

NXP Semiconductors UM11723
KITPF5200FRDMEVM evaluation board
4.3.10 LED signaling
The LED signaling displays the state of the following signals:
•Signals: PWRON, TBBEN, PGOOD, RESETBMCU and XFAIL
•Regulators: SW1OUT and SW2OUT, LEDs light above 0.6 V
•Power supply: VIN
aaa-044590
R28
1.3 kΩ
R94
510 kΩ
RED
D1
P3V3_KL25Z
P5V_USB
Q5
P3V3_KL25Z
SW1OUT
R31
1.3 kΩ
C34
1.0 µF
C35
0.1 µF
D4
R88
10 kΩ
U8
5
5
6
1Y1A
1A C
2
3
4
VDD
SW1OUT
R86
53.6 kΩ
P3V3_KL25Z
R87
10 kΩ
VSS
MCP6001T-E/OT
GND
GND
VDDIO
C38
1.0 µF
C39
0.1 µF
GND
GND
A
3
2
1
C
GND
P3V3_KL25Z
P3V3_KL25Z
SW2OUT
R32
1.3 kΩ
C36
1.0 µF
C37
0.1 µF
D4
R89
10 kΩ
U9
5
1A C
2
3
4
VDD
SW2OUT
R90
53.6 kΩ
P3V3_KL25Z
R92
10 kΩ
VSS
MCP6001T-E/OT
GND
GNDGND
GND
GND2
GND
GND
VCC
XFAILB
VDDIO
R79
1.3 kΩ
R95
510 kΩ
D13
Q6
3
GND
A
3
2
1
C
2A
U10A
U10B
SN74LVC2G04DCKR
42Y
RESETBMCU
PWRON
R33
1.3 kΩ
R39
510 kΩ
PGOOD
D6
PGOOD
Q3
GND
A
3
2
1
C
R29
1.3 kΩ
RED
D2
A
C
R34
1.3 kΩ
R40
510 kΩ
TBBEN
D7
TBBEN
Q4
GND
A
3
2
1
C
GND
R30
1.3 kΩ
D3
A
C
VIN
GND
Figure 2. Power and Regulators LED indicators
4.3.11 Test points
The KITPF5200FRDMEVM board has several test points that facilitate access and
measurements. This section summarizes the available test points, how they are color
coded, and whether they are a test point component with a part number or a through-hole
test point with no part number.
Orange: Test loop access to safety outputs and analog signals
Red: Test loop access for power supplies
Black: Test loop access to GND
Blue: Not a part. Through hole small test points on board close to the signal
UM11723 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2021. All rights reserved.
User manual Rev. 1 — 8 December 2021
9 / 51

NXP Semiconductors UM11723
KITPF5200FRDMEVM evaluation board
aaa-044591
GND
TP15
TP13
VIN VIN
V1P5D
SW1OUT
TP11 TBBEN
GND
TP16
GND
TP17
GND
TP18
GND
TP19
GND GND GND GND GND
TP9 I2C_SDA
TP7 I2C_SCL
TP5 SYNC
TP3
TP1
TP14
VDDIO VDDIO
SW2OUT
TP12 VDDOTP
TP10 XFAILB
TP8 RESETBMCU
TP6 PWRON
PGOODTP4
TP2
Figure 3. Test points
4.4 Schematic, board layout and bill of materials
The schematic, board layout and bill of materials for the KITPF5200FRDMEVM
evaluation board are available at http://www.nxp.com/KITPF5200FRDMEVM.
5 Installing and configuring software and tools
5.1 Flashing or updating the GUI firmware
The KITPF5200FRDMEVM is delivered with the GUI firmware already flashed. If your
MCU firmware is already flashed, you can ignore this section. If you need to update the
firmware or it is malfunctioning, follow the instructions detailed in the following sections.
5.1.1 Flashing the FRDM-KL25Z firmware – Windows 7
If BOOTLOADER is already loaded on the FRDM-KL25Z board, skip Step 1 and Step 2
and start with Step 3.
1. Press the RST push-button and plug the USB cable into the SDA port on the FRDM-
KL25Z board.
•A new “BOOTLOADER” device appears on the left pane of the File explorer.
2. Locate the file MSD-DEBUG-FRDM-KL25Z_Pemicro_v118.SDA from the package
and drag and drop into the BOOLTLOADER device.
•Note: Make sure to allow enough time for the firmware to be saved in the
bootloader.
UM11723 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2021. All rights reserved.
User manual Rev. 1 — 8 December 2021
10 / 51