Xilinx ML631 User manual

© Copyright 2011 Xilinx
ML631 GTX Chip to Chip IBERT
October 2011
XTP128

© Copyright 2011 Xilinx, Inc. All Rights Reserved.
XILINX, the Xilinx logo, the Brand Window and other designated brands included herein are trademarks of Xilinx, Inc. All other trademarks are the property of
their respective owners.
NOTICE OF DISCLAIMER: The information disclosed to you hereunder (the “Information”) is provided “AS-IS” with no warranty of any kind, express or implied.
Xilinx does not assume any liability arising from your use of the Information. You are responsible for obtaining any rights you may require for your use of this
Information. Xilinx reserves the right to make changes, at any time, to the Information without notice and at its sole discretion. Xilinx assumes no obligation to
correct any errors contained in the Information or to advise you of any corrections or updates. Xilinx expressly disclaims any liability in connection with technical
support or assistance that may be provided to you in connection with the Information. XILINX MAKES NO OTHER WARRANTIES, WHETHER EXPRESS,
IMPLIED, OR STATUTORY, REGARDING THE INFORMATION, INCLUDING ANY WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR
PURPOSE, OR NONINFRINGEMENT OF THIRD-PARTY RIGHTS.
Revision History
Date Version Description
10/26/11 13.3 Updated for 13.3
07/06/11 13.2 Initial version.

ML631 IBERT Overview
Xilinx ML631 Board
Software Requirements
Setup for the ML631 IBERT Designs
ML631 GTH IBERT Designs
–ML631 GTH Chip to Chip IBERT Design
–ML631 GTH P4 – J4 IBERT Design
GTX Clock Setup
ML631 GTX IBERT Designs
–ML631 GTX Chip to Chip IBERT Designs
–ML631 GTX AirMax Loopback IBERT Designs
ML631 IBERT Design Creation
References
Note: This presentation applies to the ML631

ML631 IBERT Overview
Description
–The LogiCORE Integrated Bit Error Ratio (IBERT) core is used to create a
pattern generation and verification design to exercise the Virtex-6 GTH and
GTX transceivers. A graphical user interface is provided through the IBERT
console window of the ChipScope Pro Analyzer
Reference Design IP
–LogiCORE IBERT Example Designs
–ChipScope Pro Analyzer
•ChipScope Pro Software and Cores User Guide (UG029)
Note: Presentation applies to the ML631

Xilinx ML631 Board
Note: Presentation applies to the ML631

ISE Software Requirements
Xilinx ISE 13.3 software
Note: Presentation applies to the ML631

ChipScope Pro Software Requirement
Xilinx ChipScope Pro 13.3 software
Note: Presentation applies to the ML631

Setup for the ML631 IBERT Designs

Setup for the ML631 IBERT Designs
Unzip the ML631 IBERT Design Files (13.3 C) to your C:\ drive
–Available through http://www.xilinx.com/ml631
Note: Presentation applies to the ML631

Setup for the ML631 IBERT Designs
Important: Set the power switch, SW1, to OFF first
The ML631 uses two power supplies; connect both power supplies
–Use a power strip to turn on both power supplies simultaneously
Only after the two power supplies are on, turn on the power switch
1

Setup for the ML631 IBERT Designs
When powering down, turn the power switch off, then turn off the
power strip
–Always follow this sequence when cycling power to the ML631
Leave the power off for now

Setup for the ML631 IBERT Designs
ATX power supplies can be used in lieu of standard power supplies
The +12 V on each supply must be capable of supplying 15 A

Setup for the ML631 IBERT Designs
Connect J118 and J120 to pins 2-3 (1)
–This selects SMAs J124 and J125 as the clock for the 3 U1 GTH input clocks
Connect J121 and J123 to pins 2-3 (1)
–This selects SMAs J126 and J127 as the clock for the 6 U2 GTH input clocks
Note: Presentation applies to the ML631
1
2

Setup for the ML631 IBERT Designs
HTG AirMax Loopback Rev 2.0 boards (3 each)
–Part number: HTG-AIRMAX-LOOPBACK
–Connect X2 to X1 and X4 to X3
Note: Presentation applies to the ML631

Setup for the ML631 IBERT Designs
Connect a USB Type-A to Mini-B cable to the USB JTAG connector
on the ML631 board
–Connect this cable to your PC
Note: Presentation applies to the ML631

Setup for the ML631 IBERT Designs
SMA Cables
–www.flrst.com
–P/N: ASPI-024-ASPI-S402
Note: Presentation applies to the ML631

GTX Clock Setup

GTX Clock Setup
Turn board power off
Connect J117 and J14 to pins “U1” (1)
–This selects U1 as the IIC master
Note: Presentation applies to the ML631
1

GTX Clock Setup
Attach AirMax Loopback connectors and SMA GTX Clock
–Connect AirMax to P4-J4
Note: Presentation applies to the ML631

GTX Clock Setup
Attach AirMax Loopback connectors and SMA GTX Clock
–Connect SMA J134 to J9
–Connect SMA J135 to J10
Note: Presentation applies to the ML631