ADLINK Technology VPX6000 Series User manual

Leading EDGE COMPUTING
Manual Rev.: 1.0
Revision Date: April 25, 2019
Part No: 50-15097-1000
VPX6000 Series
Performance Rugged Conduction Cooled
6U VPX 4th Gen Intel® Core™ i7
Processor Blade

ii Revision History
Leading EDGE COMPUTING
Revision History
Revision Release Date Description of Change(s)
1.0 25/04/2019 Initial release

Preface iii
VPX6000
Preface
Copyright © 2019 ADLINK Technology Inc.
This document contains proprietary information protected by copy-
right. All rights are reserved. No part of this manual may be repro-
duced by any mechanical, electronic, or other means in any form
without prior written permission of the manufacturer.
Disclaimer
The information in this document is subject to change without prior
notice in order to improve reliability, design, and function and does
not represent a commitment on the part of the manufacturer.
In no event will the manufacturer be liable for direct, indirect, spe-
cial, incidental, or consequential damages arising out of the use or
inability to use the product or documentation, even if advised of
the possibility of such damages.
Environmental Responsibility
ADLINK is committed to fulfill its social responsi-
bility to global environmental preservation
through compliance with the European Union's
Restriction of Hazardous Substances (RoHS)
directive and Waste Electrical and Electronic
Equipment (WEEE) directive. Environmental
protection is a top priority for ADLINK. We have
enforced measures to ensure that our products,
manufacturing processes, components, and raw
materials have as little impact on the environment as possible.
When products are at their end of life, our customers are encour-
aged to dispose of them in accordance with the product disposal
and/or recovery programs prescribed by their nation or company.
Battery Labels
ᑜ㔚ᳰ⺧࿁ᡴ

iv Preface
Leading EDGE COMPUTING
California Proposition 65 Warning
WARNING: This product can expose you to chemicals
including acrylamide, arsenic, benzene, cadmium,
Tris(1,3-dichloro-2-propyl)phosphate (TDCPP), 1,4-Diox-
ane, formaldehyde, lead, DEHP, styrene, DINP, BBP, PVC, and
vinyl materials, which are known to the State of California to cause
cancer, and acrylamide, benzene, cadmium, lead, mercury,
phthalates, toluene, DEHP, DIDP, DnHP, DBP, BBP, PVC, and
vinyl materials, which are known to the State of California to cause
birth defects or other reproductive harm. For more information go
to www.P65Warnings.ca.gov.
Conventions
Take note of the following conventions used throughout this
manual to make sure that users perform certain tasks and
instructions properly.
NOTE:
NOTE:
Additional information, aids, and tips that help users perform
tasks.
CAUTION:
Information to prevent minor physical injury, component dam-
age, data loss, and/or program corruption when trying to com-
plete a task.
WARNING:
Information to prevent serious physical injury, component
damage, data loss, and/or program corruption when trying to
complete a specific task.

Table of Contents v
VPX6000
Table of Contents
Revision History...................................................................... ii
Preface.................................................................................... iii
List of Figures........................................................................ ix
List of Tables.......................................................................... xi
1 Introduction ........................................................................ 1
1.1 Overview.............................................................................. 1
1.2 Features............................................................................... 2
1.3 Functional Block Diagrams.................................................. 3
1.4 Model Number Decoder - Processor Blade........................ 6
1.5 Package Contents ............................................................... 7
2 Specifications..................................................................... 9
2.1 VPX6000 Blade Specifications............................................ 9
2.2 VPX-R6000 RTM Specifications........................................ 11
2.3 Power Consumption .......................................................... 12
3 Functional Description .................................................... 13
3.1 Processors......................................................................... 13
3.2 Chipset............................................................................... 15
3.3 Intel® Turbo Boost Technology......................................... 16
3.4 Intel® Hyper Threading Technology.................................. 16
3.5 Real Time Clock ................................................................ 16
4 Board Interfaces............................................................... 17
4.1 VPX6000 Board Layout ..................................................... 17
4.2 VPX6000 Onboard Connector Pin Assignments ............... 19
4.3 VPX6000 VPX Connector Pin Assignments...................... 22
4.4 tBP-VPX6000 Board Layout .............................................. 35

vi Table of Contents
Leading EDGE COMPUTING
4.5 tBP-VPX6000 Connector Pin Assignments ....................... 39
4.6 tBP-VPX6000 Switches and Jumpers................................ 47
5 Getting Started.................................................................. 49
5.1 Installing the VPX6000 to the Chassis............................... 49
5.2 Installing the VPX-R6000 to the Chassis........................... 49
5.3 Driver Installation............................................................... 50
6 Utilities............................................................................... 51
6.1 Watchdog Timer................................................................. 51
6.2 Trusted Platform Module.................................................... 56
7 BIOS Setup........................................................................ 57
7.1 Starting the BIOS............................................................... 57
7.2 Main Setup......................................................................... 62
7.3 Advanced BIOS Setup....................................................... 63
7.4 Chipset Configuration ........................................................ 79
7.5 Boot Configuration............................................................. 87
7.6 Security Setup.................................................................... 90
7.7 Save & Exit ........................................................................ 91
8 Checkpoints ...................................................................... 93
8.1 Checkpoint Ranges............................................................ 93
8.2 Standard Checkpoints........................................................ 93
8.3 OEM-Reserved Checkpoint Ranges................................ 101
9 IPMI User Guide .............................................................. 103
9.1 Introduction...................................................................... 103
9.2 Summary of Commands Supported by BMR-A2F-VPX... 103
9.3 Communications with IPMC............................................. 106
9.4 IPMI Sensors List............................................................. 106
9.5 FRU Information............................................................... 107
9.6 Relevant Documents........................................................ 108

Table of Contents vii
VPX6000
Important Safety Instructions............................................ 109
Getting Service.................................................................... 111

viii Table of Contents
Leading EDGE COMPUTING
This page intentionally left blank.

List of Figures ix
VPX6000
List of Figures
Figure 1-1: VPX6000 Functional Block Diagram................................3
Figure 1-2: VPX-R6000 RTM Functional Block Diagram...................4
Figure 1-3: tBP-VPX6000 Test Backplane Functional Diagram.........5
Figure 4-1: VPX6000 Board Layout - Top View...............................17
Figure 4-2: VPX6000 Front IO .........................................................17
Figure 4-3: VPX6000 Board Layout - Back View.............................18
Figure 4-4: tBP-VPX6000 Board Layout - Front View......................35
Figure 4-5: tBP-VPX6000 Board Layout - Rear View ......................36

xListofFigures
Leading EDGE COMPUTING
This page intentionally left blank.

List of Tables xi
VPX6000
List of Tables
Table 2-1: VPX6000 Blade Specifications........................................9
Table 2-2: VPX-R6000 RTM Specifications....................................11
Table 2-3: VPX6000 Power Consumption......................................12
Table 4-1: P1 Connector Signal Descriptions.................................24
Table 4-2: P2 Connector Signal Descriptions.................................26
Table 4-3: P3 Connector Signal Descriptions.................................28
Table 4-4: P4 Connector Signal Descriptions.................................30
Table 4-5: P5 Connector Signal Descriptions.................................32
Table 4-6: P6 Connector Signal Descriptions.................................34
Table 4-7: tBP-VPX6000 Rear Connectors ....................................37
Table 4-8: tBP-VPX6000 Signal Routing Table..............................38

xii List of Tables
Leading EDGE COMPUTING
This page intentionally left blank.

Introduction 1
VPX6000
1 Introduction
1.1 Overview
The VPX6000 is a dual-CPU 4th Generation Intel® Core™ i7 pro-
cessor 6U VPX blade with Mobile Intel® QM87 Express Chipset in
a rugged conduction cooled or air cooled, VPX REDI (VITA 48)
form factor. The VPX6000 features two CPU sub-systems, each
with up to 16GB DDR3L-1600 dual channel ECC memory sol-
dered onboard and 32GB SLC SATA solid state drive. Rear I/O
per node includes 2x 10GbE, 2x 1000BASE-BX/KX and 2x
1000BASE-T, 2x PCIe x1, HD audio (Line-in, Line-out), 3x SATA 6
Gb/s, 2x USB 3.0, 2x USB 2.0, 8x GPIO, HDMI, DVI and
RS-232/422.
A VPX-R6000 Rear Transition Module is available to access rear
I/O signals from the VPX6000 and a tBP-VPX6000 Test Backplane
supporting five payload slots is available for users to validate
VPX6000 functionality.
The VPX6000 Series is a rugged conduction/air-cooled 6U VPX
blade with optional conformal coating, making it ideal for mission
critical applications such as military and aerospace platforms.

2Introduction
Leading EDGE COMPUTING
1.2 Features
X6U VPX (VITA 46), OpenVPX (VITA 65), VPX REDI (VITA 48)
XRugged conduction cooled 0.85" pitch 6U VPX blade with con-
formal coating
XTwo CPU sub-systems: Node A, Node B
X4th generation Intel® Core™ i7-4700EQ Processor
(4 cores, 6M L3 cache, 2.4/1.7 GHz, 47/37W TDP)
XDual channel DDR3L-1600 SDRAM with ECC, 16 GB per node
XIntel® QM87 Chipset
XIntel® HD Graphics 4600 with DX11.1 and OCL 1.2
XGraphics (each node):
Z1x analog VGA port to front panel
Z2x DVI/HDMI routed to rear (P5 for CPU-A, to P6 for
CPU-B)
ZSupports three independent displays
XOnboard 32GB SLC mode SATA flash by mezzanine card per
node
XSATA 6Gb/s to rear:
ZNode A: 1x SATA to P3, 2x SATA to P5
ZNode B: 1x SATA to P4, 2x SATA to P6
XI/O Ports (each node):
Z2x 10GbE, 2x 1000BASE-T, 2x 1000BASE-BX/KX
Z2x USB 3.0, 2x USB 2.0 to rear; 1x USB 3.0 to front panel
Z2x RS-232/422 serial ports, 8x GPIO, PS/2 keyboard/
mouse
XExpansion (each node):
ZPCIe x8 or 2x PCIe x4 to P2 (Gen2)
Z2x PCIe x1 (Node A to P3, Node B to P4)
XuEFI BIOS 16MB flash
XModule profile: MOD6-PAY-4F1Q2U2T-12.2.1-8
XSlot Profile SLT6-PAY-4F1Q2U2T-10.2.1

Introduction 3
VPX6000
1.3 Functional Block Diagrams
Figure 1-1: VPX6000 Functional Block Diagram
PCIe Gen2
Switch
P2
P5 P6
I/O
expander
I/O
expander
DDR3L-1600
DDR3L-1600
P5
32GB SSD
BIOS BIOS
IPMC
PCIe x4
1000BASE-T 1000BASE-KX/BX 1000BASE-T 1000BASE-KX/BX
1000BASE-KX/BX
SATA0 SATA0 32GB SSD
SPI
2x DVI/HDMI
4x USB 2.0
2x SATA 6Gb/s
HD Audio
PCIe x4
VGA
8 GPIO
PHY
I217
PHY
I217
PCIe x1
PS/2 KB/MS
GbE
82580
4x USB 2.0
z
2x SATA 6Gb/s
HD Audio
2x COM
1000BASE-T 1000BASE-T
2x COM
1000BASE-T
iAMT
1000BASE-T
iAMT
P5
2x DVI/HDMI
P1 P1
DDR3L-1600
DDR3L-1600
PCIe x8
GbE
82580
I2CI2C
SATA 6Gb/s
2x PCIe x1
2x USB 3.0 (upgrade)
10GBASE-KX4
ConnectX-3
10GBASE-KX4
ConnectX-3
CPU Node BCPU Node A
TPM
P5 P6
PCIe x1
PS/2 KB/MS
1000BASE-KX/BX
USB 2.0
USB 3.0 (upgrade)
VGA
USB 2.0
USB 3.0 (upgrade)
Front Panel
PCH Node A
Super IO
LPC
2x USB 3.0 (upgrade)
2x PCIe x1
SATA 6Gb/s
LPC
COM IPMC
TPM
Super IO
PCH Node B
P3 P4
PCIe x8PCIe x8
PCIe x8
PCIe x8
or 2x PCIe x4
FDI DMI FDI DMI
PCIe x8
or 2x PCIe x4
SPI
8 GPIO

4Introduction
Leading EDGE COMPUTING
Figure 1-2: VPX-R6000 RTM Functional Block Diagram
SATA
1 port
CN34
board-to- board
connector
USB 3.0 (upgrade)
GPIO
LED x8
GPIO signal
VS1 (DC12V)
VS2 (DC12V)
VS3 (DC5V)
DC3V_AUX
SM[0:1] IPM2, SM[2:3] I2C
NVMRO, SYSRESET#, JTAG
CN33
board-to- board
connector
HDMI signal HDMI 1 port
KB/MS
PS/2 signal
SATA 6 Gb/s
PCIe x8
10/100/1000BASE-T RJ-45
2 ports
10GbE 2x InfiniBand connectors
RP2
RP0
RP1
MASK_RESET
IPMC debug, SW EEPROM
RP3
SPI Flash Socket
IPMC JTAG
NA
NA
RP4
1000BASE-BX 1000BX
2 ports
SPI Flash Socket NB
NB
CN34
board-to-board
connector
USB 3.0
NA
NA
NB
SATA
1 port
SATA 6 Gb/s
NA+NB
NB
NB
GPIO signal
GPIO
LED x8
PS/2 signal
KB/MS
RP5
NA
NA
USB 2.0
NA
SATA 6 Gb/s
SATA
2 ports
2x USB 2.0
pin header
Serial Port
RS-232/422
2 port
NA_BP_PWRBTN-L
NA
RP6
NB
USB 2.0
SATA 6 Gb/s
SATA
2 ports
2x USB 2.0
pin header
Serial Port
RS-232/422
2 ports
NB_BP_PWRBTN-L
HDMI signal HDMI 1 port
NB
NB
NB
NA+NB
NA+NB
Audio signal
Audio connector
NA
Audio signal
Audio connector NB
NB
1000BASE-BX
CN34
board-to-board
connector
NA
1000BX
CN34
board-to-board
connector
NA
HDMI signal CN34
board-to-board
connector
NB
HDMI signal CN34
board-to-board
connector
NA
10/100/1000BASE-T
CN34
board-to-board
connector
NB
10/100/1000BASE-T
CN34
board-to-board
connector
2x InfiniBand connectors
10GbE NA+NB
PCIe x8
CN33
board-to-board
connector
NA
NB
32NT8A_SMB
BIOS_SEL
PCIe x1
NA
CN34
board-to-board
connector
PCIe x1
NB
CN34
board-to-board
connector
TPS53318DQPR
P3V3, 4A
NA_CLK_PCIE_REAR
NB_CLK_PCIE_REAR
NA = Node-A
NB = Node-B
USB 2.0
USB 2.0
RTM IO Panel
USB 3.0 (upgrade)
NA
USB 2.0
RTM IO Panel
USB 3.0 (upgrade)
NB
USB 2.0

Introduction 5
VPX6000
Figure 1-3: tBP-VPX6000 Test Backplane Functional Block Diagram
VBAT
2X 10/100/1000BASE-T
RJ-45 jack x2
SATA 6Gb/s
6 port
USB 2.0
4 port
USB 3.0
4 port
USB 2.0
USB 3.0 + USB 2.0
Audio jack(LI/LO)
2 port
Audio signal
RS-422
4 port
KVM I/O
GPIO
LED x 16
GPIO signal
VS1 (DC12V), 32A/slot
VS2 (DC12V), 32A/slot
VS3 (DC5V), 23A/slot
DC3V_AUX,1A/Slot
REF_CLK+/-
SM[0:1] IPM2, SM[2:3] I2C
NVMRO, SYSRESET#, JTAG
4x GbE 1000BASE-BX
Self loopback
2x PCIe x8 Crossover
1000BASE
-BX x4
1000BASE
-BX x4
Crossover
Intel 82580
1000BASE-T
x2
Intel 82580
1000BASE-T
x2
2x PCIe x8
HDMI signal HDMI 4 port
KB/MS
PS/2 signal
SATA 6Gb/s
Slot #4Slot #3 Slot #5
Slot #2
Slot #1
Crossover
Node A
Intel I217
1000BASE-T
Node B
Intel I217
1000BASE-T
Node B
Intel I217
1000BASE-T
Node A
Intel I217
1000BASE-T
RJ-45RJ-45
KVM I/O
Crossover10GbE
x4
10GbE
x4
KVM I/O
Node B
Intel I217
1000BASE-T
Node A
Intel I217
1000BASE-T
10GbE
x4
KVM I/O
1000BASE
-BX x4
Intel 82580
1000BASE-T
x2
2x PCIe x8
Node B
Intel I217
1000BASE-T
Node A
Intel I217
1000BASE-T
10GbE
x4
KVM I/O
1000BASE
-BX x4
Intel 82580
1000BASE-T
x2
2x PCIe x8
Serial Port
Node B
Intel I217
1000BASE-T
Node A
Intel I217
1000BASE-T
10GbE
x4
1000BASE
-BX x4
Intel 82580
1000BASE-T
x2
2x PCIe x8
10/100/1000BASE-T
RJ-45 jack
10/100/1000BASE-T
RJ-45 jack
10GbE 2x InfiniBand connector
Crossover
PCIe 8x slot

6Introduction
Leading EDGE COMPUTING
1.4 Model Number Decoder - Processor Blade
(A) CPU Code
ZS4700 = Single 4-core Intel® Core™ i7-4700EQ processor
ZD4700 = Dual 2-core Intel® Core™ i7-4700EQ processor
(B) Memory Size Code
ZM16 = Onboard 16GB DDR3L-1600 memory (Node A)
ZM32 = Onboard 32GB DDR3L-1600 memory (Node A + B)
(C) SATA NAND Flash Size Code
ZS64 = Onboard 64GB (Node A + B)
ZS32 = Onboard 32GB (Node A)
(D) Ruggedized Level Code
ZR1 = Conduction cooled version supporting -40°C to +75°C
at card edge
ZR2 = Conduction cooled version supporting -40°C to +85°C
at card edge
ZA= Air cooled version supporting 0°C to +60°C
ZA1 = Air cooled version supporting -40°C to +75°C
ZA2 = Air cooled vesion supporting -40°C to +85°C
V
PX6000/D4700/M32/S64-R1
(A) (B) (C) (D)

Introduction 7
VPX6000
1.5 Package Contents
The VPX6000 is packaged with the following components. If any
of the items on the contents list are missing or damaged, retain the
shipping carton and packing material and contact the dealer for
inspection. Please obtain authorization before returning any prod-
uct to ADLINK. The packing contents of the VPX6000 are
non-standard configurations and may vary depending on customer
requests.
Processor Blade
XVPX6000
ZCPU and memory specifications will differ depending on
options selected
ZThermal module is assembled on the board
XADLINK Driver USB Flash Drive
Rear Transition Module
XVPX-R6000 RTM
Test Backplane
XtBP-VPX6000 test backplane
NOTE:
NOTE:
The contents of non-standard VPX6000 configurations may
vary depending on the customer requirements.
CAUTION:
This product must be protected from static discharge and phys-
ical shock. Never remove any of the components except at a
static-free workstation. Use the anti-static bag shipped with the
product when putting the board on a surface. Wear an
anti-static wrist strap properly grounded on one of the system's
ESD ground jacks when installing or servicing system compo-
nents.

8Introduction
Leading EDGE COMPUTING
This page intentionally left blank.