Alphi IP-48ADM16 User manual

IP-48ADM16
High Density 48-channel, 16-bit A/D Converter
REFERENCE MANUAL
833-13-000-4000
Version 1.3
December 2007
ALPHI TECHNOLOGY CORPORATION
6202 S. Maple Avenue #120
Tempe, AZ 85283 USA
Tel: [phone]
Fax: [phone]

IP-48ADM16 HARDWARE REFERENCE MANUAL
ALPHI TECHNOLOGY CORP. Page ii REV 13
Part Number: 833-13-000-4000 Copyright ©2007, ALPHI Technology Corporation
NOTICE
The information in this document has been carefully checked and is believed to
be entirely reliable. While all reasonable efforts to ensure accuracy have been
taken in the preparation of this manual, ALPHI TECHNOLOGY assumes no
responsibility resulting from omissions or errors in this manual, or from the use
of information contain herein.
ALPHI TECHNOLOGY reserves the right to make any changes, without notice,
to this or any of ALPHI TECHNOLOGY’s products to improve reliability,
performance, function or design.
ALPHI TECHNOLOGY does not assume any liability arising out of the
application or use of any product or circuit described herein; nor does ALPHI
TECHNOLOGY convey any license under its patent rights or the rights of
others.
ALPHI TECHNOLOGY CORPORATION
All Rights Reserved
This document shall not be duplicated, nor its contents used
for any purpose, unless express permission has been granted in advance.

IP-48ADM16 HARDWARE REFERENCE MANUAL
ALPHI TECHNOLOGY CORP. Page iii REV 13
Part Number: 833-13-000-4000 Copyright ©2007, ALPHI Technology Corporation
TABLE OF CONTENTS
1. GENERAL DESCRIPTION ____________________________________1
1.1 INTRODUCTION ____________________________________________________ 1
1.2 FUNCTIONAL DESCRIPTION__________________________________________ 2
2. THEORY OF OPERATION ____________________________________3
2.1 ANALOG INPUTS ___________________________________________________ 3
2.1.1 SINGLE-ENDED MODE__________________________________________________ 4
2.1.2 DIFFERENTIAL MODE___________________________________________________ 4
2.2 A/D CONVERTER ___________________________________________________ 5
2.2.1 ACQUISITION MODE ___________________________________________________ 5
2.2.2 CONTINUOUS MODE ________________________________________________ 6
3. INTERFACE TO THE IP CARRIER______________________________7
3.1 IDSPACE __________________________________________________________ 7
3.2 MEMSPACE________________________________________________________ 7
3.2.1 ADDRESS MAP _______________________________________________________ 7
3.2.2 DATARAM __________________________________________________________ 8
3.2.3 CHANNEL LIST _______________________________________________________ 8
3.2.4 THRESHOLD HIGH RAM _______________________________________________ 10
3.2.5 THRESHOLD LOW RAM________________________________________________ 10
3.3 IOSPACE _________________________________________________________ 11
3.3.1 ADDRESS MAP ______________________________________________________ 11
3.3.2 INTERNAL CLOCK DIVISOR (ICDH, ICDL) __________________________________ 12
3.3.3 END MEMORY ADDRESS POINTER ________________________________________ 12
3.3.4 STATE MACHINE CURRENT ADDRESS POINTER_______________________________ 12
3.3.5 DATARAM INTERRUPT POINTER REGISTER _________________________________ 12
3.3.6 INTERRUPT /DMA SOURCE _____________________________________________ 13
3.3.7 STOP ACQUISITION REGISTER ___________________________________________ 14
3.3.8 ACQUISITION CONTROL REGISTER________________________________________ 14
3.3.9 TRIGGER REGISTER __________________________________________________ 15
3.3.10 START ACQUISITION __________________________________________________ 16
3.3.11 INTERRUPT VECTOR REGISTER __________________________________________ 16
3.3.12 DIGITAL FILTER REGISTER______________________________________________ 17
3.3.13 CHANNEL INTERRUPT REGISTER #0 [15~0] _________________________________ 17
3.3.14 CHANNEL INTERRUPT REGISTER #1 [31~16] ________________________________ 17
3.3.15 CHANNEL INTERRUPT REGISTER #1 [47~32] ________________________________ 17
3.3.16 STATUS REGISTER ___________________________________________________ 17
3.3.17 RESET INTERRUPT REQUEST #0 _________________________________________ 18
3.3.18 DIRECT A/D READ ___________________________________________________ 18
3.4 RESET ___________________________________________________________ 18
4. CONNECTORS ____________________________________________19
5. JUMPER DESCRIPTIONS ___________________________________19
5.1 CONNECTOR DESCRIPTIONS________________________________________ 20
6. APPLICATION EXAMPLE____________________________________21
6.1 HOW TO SET A CHANNEL AS AD TRIGGER. ___________________________ 21

IP-48ADM16 HARDWARE REFERENCE MANUAL
ALPHI TECHNOLOGY CORP. Page iv REV 13
Part Number: 833-13-000-4000 Copyright ©2007, ALPHI Technology Corporation
6.2 SINGLE CHANNEL CONVERSION CONTROLLED BY HOST _______________ 21
6.3 SCAN LIST CONVERTED ONCE CONTROLLED BY HOST OR EXTERNAL
TRIGGER _________________________________________________________ 21

IP-48ADM16 HARDWARE REFERENCE MANUAL
ALPHI TECHNOLOGY CORP. Page 1 REV 1.0
Part Number: 833-13-000-4000 Copyright ©2007, ALPHI Technology Corporation
1. GENERAL DESCRIPTION
1.1 INTRODUCTION
The * is a 16 bit single width IP module designed for high speed burst A/D data
acquisition in 16 bits. The primary features of the *are:
•Mix of up to 48 single-ended or 24 differential channels
•On-board voltage reference
•Fault and Over-voltage Protected (-40 V, + 55 V) multiplexer
•1 MSPS 16-bit A/D converter
•Software programmable single-ended (SE) or differential (DIFF) input and gain
for each channel
•Input Ranges:- ±10V, ±5V,+/-2.5V,+/-1.25V using a software programmable gain
amplifier
•Additional jumper selectable gain from A/D converter(1-2-4-8)
•Acquisition time <= 3 μS without gain and channel change
•Internal sequencer with channel list for acquisition of selected channels
•64k x 16 Dataram dual ported storage
•Channel list in RAM.
•DMA capable
•Programmable Interrupt
•Flash EEPROM for gain/offset correction data
•On board input switches for offset or gain calibration
•Dual threshold level detection for each channel with interrupt possibilities
•Analog trigger with any channel and level selection

IP-48ADM16 HARDWARE REFERENCE MANUAL
ALPHI TECHNOLOGY CORP. Page 2 REV 1.0
Part Number: 833-13-000-4000 Copyright ©2007, ALPHI Technology Corporation
Figure 1.1 : Data Flow Block Diagram
1.2 FUNCTIONAL DESCRIPTION
A data flow block diagram of the *is presented in Figure 1-1.
The IP-48ADM16 has 6 fault-protected CMOS analog multiplexers. Each multiplexer
has 8 inputs and one common output. These outputs are acquired by differential
multiplexers. The differential inputs can then be configured for single-ended,
differential, or calibration modes. These outputs go then to a PGA where the gain can
be set for 1, 2, 4, or 8
After the conversion, the data is stored in a 64k by 16 dual ported Data RAM.
Memory pointers can be selected to limit the number of scan gathered, as well as
used to control the generation of interrupts. Continuous acquisition and transfers can
be performed.
Two different threshold levels can be selected for each channel. When enabled the
result of the A/D acquisition is compared with one or both of the thresholds and will
generate a programmable interrupt to the host if the channel is out of the defined
band gap or into the defined band gap.
The board can also be set to monitor one channel and start the acquisition on all the
Channel List whenever the first channel in the channel list is inside or outside a pre-
programmed range.
A programmable digital filter selects the minimum number of consecutive values
before the interrupt is generated, or the acquisition starts.

IP-48ADM16 HARDWARE REFERENCE MANUAL
ALPHI TECHNOLOGY CORP. Page 3 REV 1.0
Part Number: 833-13-000-4000 Copyright ©2007, ALPHI Technology Corporation
2. THEORY OF OPERATION
2.1 ANALOG INPUTS
There are two groups of 24-channel analog inputs that are multiplexed using two
eight-channel multiplexers.
A state machine scans a Channel List, acquires the data and stores them into the
DataRAM memory.
Each multiplexers output goes respectively to a second level of multiplexers that
determines whether the data is in single-ended, differential or in calibration mode,
using the data from the Channel List for that particular acquisition. The output of
these multiplexers is then fed into an instrument amplifier which gain is programmed
on the fly, also from the Channel List. This configuration allows the user to have a mix
of single ended or differential inputs selected on the fly from the Channel List.
While a 1 MSPS A/D converter convert the selected channel, it is possible to select
the next channel to reduce settling time. The channel list of up to 64 location is used
for this purpose.
Also, it is possible to inject a reference signal at the level of the switch upstream of
the PGA amplifier and A/D converter to get a data reference.
The software programmable PGA allows selecting an input range of +/-10v, +/-5v, +/-
2.5v, or +/-1.25v, based on a gain of 1, 2, 4, or 8, when the A/D is selected with a +/-
10V range by jumper.
Additional jumper selectable input range can be selected by modifying the A/D input
level section.
The A/D has a jumper selected programmable gain. The selection applies to all the
inputs of the A/D.
Input level W1 J3
+/-10v 1-3, 4-6, 8-10 1-2
+/-5v 1-2, 4-6, 8-10 1-2
+/-2.5v 1-2, 4-6, 9-10 1-2
0 -+10v 1-2, 3-5, 8-10 1-2
0 -+5v 1-2, 3-5, 9-10 1-2
0 -+2.5v 1-2, 5-7, 9-10 1-2
Note: J3 is factory use, do not change.

IP-48ADM16 HARDWARE REFERENCE MANUAL
ALPHI TECHNOLOGY CORP. Page 4 REV 1.0
Part Number: 833-13-000-4000 Copyright ©2007, ALPHI Technology Corporation
Below is a simple block diagram to show how the data is processed from the input to
the A/D conversion in single-ended and differential modes.
IN 40, 41, 42, 43
44, 45, 46, 47
IN 32, 33, 34, 35
36, 37, 38, 39
IN 24, 25, 26, 27,
28, 29, 30, 31
OUT
MUX #3 A/D
CONVERTER
Gx_00
Gx_01
-IN
+IN
PGA
MUX #4
MUX #5
MUX #6
IN 8, 9,10, 11,
12, 13, 14, 15
OUT
MUX #1
MUX #2
IN 0, 1, 2, 3, 4,
5, 6, 7
IN 16, 17, 18, 19,
20, 21, 22, 23
MUX
MUX
2.1.1 Single-Ended Mode
2.1.2 Differential Mode
In differential mode channel #0 is associated with channel #24 and so on, until the
channel #23 being associated to channel #47.

IP-48ADM16 HARDWARE REFERENCE MANUAL
ALPHI TECHNOLOGY CORP. Page 5 REV 1.0
Part Number: 833-13-000-4000 Copyright ©2007, ALPHI Technology Corporation
2.2 A/D Converter
The converter used is an Analog Device AD7671. The A/D converter operates
continuously at the selected sampling rate. The A/D is a 1-MSPS 16-bit A/D
converter.
More information is available at www.analogdevices.com.
2.2.1 Acquisition Mode
Setting up the IP-48ADM16 for acquisition is done in several steps:
1) select the Scan clock source:
•Internal with the internal timer (the divisor needs to be programmed as
well.
•Host writing to the Start Acquisition register.
•Using the signal IPstrobe selected as input.
2) Initializing the Channel Ram list with the channels to acquire:
The A/D result of each channel is stored into the DATARAM in incrementing
order. One to N scan can be stored. Setting the DATARAM pointer to N scan list
will store N scan then the DATARAM re-start to address zero.
3) Next select the trigger source that will start the acquisition
•Host write to the Start Acquisition address (any write will start).
•Input corresponding to channel #47 uses as an external Event Trigger (need to
set-up jumper xx )
•Threshold A/D converter
4) Different possibilities of auto-triggering are available to get automatically more
acquisitions:
a) Nibble scan. One or N Scan are processed and the state machine stops until a
new trigger is generated
b) Continuous scan is performed filling the DataRAM up to the DataRAM pointer
and automatic restart from beginning, using the internal timer.
c) Host can stop the State machine by writing at address Stop acquisition. The
last address written is then available at the DATARAM SM ADDRESS location
register.
d) If using the Threshold A/D converter acquisition can be stopped every
timer the signal is back into the defined zone. Bit # need to be set to “1”
5) Program the interrupts as needed

IP-48ADM16 HARDWARE REFERENCE MANUAL
ALPHI TECHNOLOGY CORP. Page 6 REV 1.0
Part Number: 833-13-000-4000 Copyright ©2007, ALPHI Technology Corporation
2.2.2 CONTINUOUS MODE
If continuous acquisition is desired, then the following procedure is used. Remember
that in a real world scenario, it is not possible to read the data at the maximum rate
that the IP is capable of. There is no way to predict the exact performance as it
depends on the carrier board and the application.
Setting the DATARAM pointer with a desired address lower than the End address or
a number of scan lower than the total scan and enabling an interrupt, the host can
“throttle” the read of A/D data.

IP-48ADM16 HARDWARE REFERENCE MANUAL
ALPHI TECHNOLOGY CORP. Page 7 REV 1.0
Part Number: 833-13-000-4000 Copyright ©2007, ALPHI Technology Corporation
3. INTERFACE TO THE IP CARRIER
The IP carrier controls this IP via a set of registers in the IOSPACE and MEMORY
space.
3.1 IDSPACE
Each IP has a set of register allowing the local Host to identifies the IP module
Manufacturer, type , revision,etc.
Base Address is located in the IP IDENTification Base address.
These registers are read only.
ID space
address Description Value
$01 Ascii “I” $49
$03 Ascii “P” $50
$05 Ascii “A” $41
$07 Ascii “C” $43
$09 Manufacturer identification $99
$0B Module type
$0D Revision module
$0F Reserved $00
$11 Driver ID,low byte
$13 Driver ID,high byte
$15 Number of bytes used $0C
$17 CRC
$19-$3F User space
Table 3.1: IDSPACE Registers contents
3.2 MEMSPACE
3.2.1 Address Map
MEMORY + R/W BITS Register
0x00000-1FFFF R/W 16 DataRAM
0x20000-2007F R/W 12 Channel List RAM
0x20080-200FF R/W 16 Threshold High RAM
0x20100-2017F R/W 16 Threshold Low RAM
Table 3.2: Memory Map

IP-48ADM16 HARDWARE REFERENCE MANUAL
ALPHI TECHNOLOGY CORP. Page 8 REV 1.0
Part Number: 833-13-000-4000 Copyright ©2007, ALPHI Technology Corporation
3.2.2 DataRAM
Address: MEMspace + 0x000000
The DataRAM is a memory area of 65536 16-bit locations, mapped within the IP
memory space.
3.2.3 Channel List
Address: MEMspace + 0x020000
The Channel List is a memory area of 64 12-bit locations, mapped within the IP
memory space. It allows for the setup of calibration, gain and differential / single
ended mode selection on a per channel basis.
BIT 11 BIT10 BIT9 BIT 8 BIT 7-6 BIT 5-0
EXT/INT BAND GAP THRESHOLD
LOW
THRESHOLD
HIGH
SE/DIFF Gain Channel
Channel
Channel number from 0 to 47
Gain Selection
Input gains are selected on a per channel basis according to the following table.
Gx_7 Gx_6 Gain Selected
0 0 The gain selected is 1
0 1 The gain selected is 2
1 0 The gain selected is 4
1 1 The gain selected is 8
Table 2.2.1: Gain Selection
SE/DIFF Single-Ended/Differential mode selection
This bit select whether the channels are in single ended or differential mode. If the bit
is set to 0, then the channels are in single-ended mode and when the bits are set to 1
the channels are in differential mode.
Threshold high
Allow interrupts in relation with the “Threshold High” value. See Table 2.2.2 for bit
selection.
Threshold low
Allow interrupts in relation with the “Threshold High” value. See Table 2.2.2 for bit
selection.

IP-48ADM16 HARDWARE REFERENCE MANUAL
ALPHI TECHNOLOGY CORP. Page 9 REV 1.0
Part Number: 833-13-000-4000 Copyright ©2007, ALPHI Technology Corporation
Ext/Int Thresh.
high Thresh. low Interrupt
x 0 0 No interrupt is selected
0 0 1 Selected when value is lower than Thesh. Low
0 1 0 Selected when value is lower than Thesh. High
0 1 1 Selected when value is outside the range
1 0 1 Selected when value is lower than Thesh. High
1 1 0 Selected when value is lower than Thesh. Low
1 1 1 Selected when value is inside the range
Table 3.2.2: Threshold Selection
SCAN
LIST
12X64
IN/
OUT
TH_L TH_H DIFF0PGA GAIN CH [47..0]
5..07..6891011Bit
63
DATARAM
64Kx16
AEB
SCAN
DATA
# 0
SCAN
DATA
# N
DATARAM POINTER
Number of scan
COMPARATOR
SCAN
COUNTER
DATARAM POINTER
Address location
SM
address
COMPARATOR
Scan_count_en = 0
Scan_count_en = 1
SRAM POINTER
(INT #1)
INT #1
AD DATA (ch # n)
COMPARATOR
THRESHOLD HIGH
ch # n
0
47
THRESHOLD LOW
Ch # n
0
47
COMPARATOR
Threshold_int ( #1)
Calibration source
Calibration can be done by switching the two inputs of the differential amplifier to:
GND OR +5V TO INPUT+ OR +5V TO Input, using pre-defined channels:

IP-48ADM16 HARDWARE REFERENCE MANUAL
ALPHI TECHNOLOGY CORP. Page 10 REV 1.0
Part Number: 833-13-000-4000 Copyright ©2007, ALPHI Technology Corporation
Channel number (hex) Input + PGA Input - PGA
52 (0x34) GND GND
56 (0x38) VREF (+5 V) GND
60 (0x3C) GND VREF (+5 V)
Table 2.1.3.1: Calibration Sources
End of List
Selecting the channel number 63 (0x3F) in a location of the channel list signals to the
state machine that the channel list is finished. Depending on other control bits, the
state machine will either start over from the location 0 in the channel list, or stop.
Channel number (hex)
63 (0x3F) End channel list
3.2.4 Threshold High RAM
Address: MEMspace + 0x020080
The Threshold High RAM is a memory area of 64 12-bit locations, mapped within the
IP memory space. It is used for specifying a threshold high value used by the system
to take specific actions, in relation with the Channel List. The position 0 of this table
gives the value for the channel #0, and so on, until the position 47 corresponding to
channel #47. The locations 48 to 63 are not used.
3.2.5 Threshold Low RAM
Address: MEMspace + 0x020100
The Threshold Low RAM is a memory area of 64 12-bit locations, mapped within the
IP memory space. It is used for specifying a threshold high value used by the system
to take specific actions, in relation with the Channel List. The position 0 of this table
gives the value for the channel #0, and so on, until the position 47 corresponding to
channel #47. The locations 48 to 63 are not used.

IP-48ADM16 HARDWARE REFERENCE MANUAL
ALPHI TECHNOLOGY CORP. Page 11 REV 1.0
Part Number: 833-13-000-4000 Copyright ©2007, ALPHI Technology Corporation
3.3 IOSPACE
3.3.1 Address Map
The registers are accessed in 16-bit mode. The addresses are as an offset to the
IOspace base address.
Iospace + R/W Register
0x00 R/W Internal Clock Divisor Low (bit 0-15)
0x02 R/W Internal Clock Divisor High (bit 16-23)
0x04 R/W End Memory Address Pointer
0X06 R State Machine Current Address Pointer
0x08 R/W DataRAM Interrupt Pointer register
0x0A R/W Interrupt/DMA Source
0X0C W Stop Acquisition
0x0E R/W Acquisition Control register
0x10 R/W Trigger register
0x12 W Start Acquisition
0x14 R/W Interrupt Vector Register
0x16 R/W Digital Filter Register
0x18 R/W Channel Interrupt Register #0 (bit 0-15)
0x1A R/W Channel Interrupt Register #1 (bit 16-31)
0x1C R/W Channel Interrupt Register #2 (bit 32-47)
0x20 R Status register
0x22 W Reset Interrupt #0
0x24 R A/D Register
Table 3.3 IO Registers

IP-48ADM16 HARDWARE REFERENCE MANUAL
ALPHI TECHNOLOGY CORP. Page 12 REV 1.0
Part Number: 833-13-000-4000 Copyright ©2007, ALPHI Technology Corporation
3.3.2 Internal Clock Divisor (ICDH, ICDL)
Addresses: IOspace + 0x00 (ICDL)
IOspace + 0x02 (ICDH)
This 24-bit register serves as a divisor on the IP clock when Internal Sampling Clock
is selected in the Acquisition Control Register.
Program the Internal sample clock
1+
=NqIPClockFre teSamplingRa
At 32Mhz for 48 channels the minimum sample clock period should be more than
100 μS. To set the Internal Clock at 100 μS do the following.
1100
32000000
+
=teSamplingRa 316831
=
teSamplingRa
•$00 - ICDL: Internal clock divisor low word, write 0xd59f.
•$02 - ICDH: Internal clock divisor high word, write 0x04.
3.3.3 End Memory Address Pointer
Address: IOspace + 0x04
This content of this register is compared with the State Machine address generator.
When State Machine address is larger, it is automatically reset to 0x0000 and start
writing again the A/D data at the beginning of the DataRAM.
3.3.4 State Machine Current Address Pointer
Address: IOspace + 0x06
This register contains the position of the DataRAM address currently written to by the
State machine.
3.3.5 DataRAM Interrupt Pointer Register
Address: IOspace + 0x08
This register is used to interrupt the host when the specified amount of valid data is
available in the DataRAM.
Using the Count Type bit of the Trigger Register, this register can contain either a
pointer value in the DataRAM or a number of reading sets.

IP-48ADM16 HARDWARE REFERENCE MANUAL
ALPHI TECHNOLOGY CORP. Page 13 REV 1.0
Part Number: 833-13-000-4000 Copyright ©2007, ALPHI Technology Corporation
3.3.6 Interrupt / DMA source
Address: IOspace + 0x0a
When set to “1”, the four lower bits of this register are used to enable interrupt
sources on the IRQ1 line. All the bits of this control registers are set to “0” when the
board is reset.
BIT 03 BIT 02 BIT 01 BIT 00
THRESHOLD INT SRAM POINTER SAMPLE AEB
Note:
The interrupt request is latched, it is necessary to read the Status register to remove
it. This should be done in the interrupt servicing routine.
AEB
When set to “1”, an IRQ1 is generated when the State Machine reaches the end of
the memory as defined in the End Memory Address Pointer.
SAMPLE
When the “SAMPLE” bit is set to “1”, IRQ1 is generated at each start of the scan list.
SRAM POINTER
When set to “1”, an IRQ1 is generated when the State Machine reach a pre-defined
address location located into the DataRAM pointer or a pre-defined number of scan-
list still using the DataRAM pointer pre-programmed with the number of scan (as
selected in the trigger register).
THRESHOLD INTERRUPT
When set to “1”, an IRQ1 is generated, if the threshold detection is enabled and a
Channel List entry has satisfied the conditions to generate the request.
DMA SOURCE
The bits 7 to 4 of this register enable DMA requests. Please note that the signal
DMA-END is not generated by this module.
BIT 07 BIT 06 BIT 05 BIT 04
Reserved Reserved Reserved DATA_AVAILABLE
DATA_AVAILABLE
When this bit is set, every new acquisition data available activates the DMARQ. The
data should be read in the Direct A/D Read register.

IP-48ADM16 HARDWARE REFERENCE MANUAL
ALPHI TECHNOLOGY CORP. Page 14 REV 1.0
Part Number: 833-13-000-4000 Copyright ©2007, ALPHI Technology Corporation
3.3.7 Stop Acquisition Register
Address: IOspace + 0x0c
A write to this register will stop acquisition at the end of the current Channel List. The
module will not do anymore acquisitions until a write to the Start Acquisition Register.
3.3.8 Acquisition Control Register
Address: IOspace + 0x0e
Bits 7-6 Bit 5 Bit 4 Bit 3 Bit 2 Bits 1-0
Sampling Clock
Source
WARP OB_OC BYTE_S
WAP
IMPULSE Trigger Enable Source
This register allows configuring the acquisition state machine.
Sampling Clock Source
These 2 bits determine the signal used for the scan clock. This clock indicates when
the next entry in the Channel List should be executed.
Sampling
Clock Source Meaning
0 0 Internal Sampling Clock
0 1 Host write to the Start Acquisition Register
1 0 IPSTROBE signal from the IP bus
WARP, IMPULSE
These 2 bits are directly connected to the corresponding input of the A/D chip. They
should both be left to “0”.
OB_OC
This bit is directly connected to the corresponding input of the A/D chip. A “1” directs
the A/D chip to output straight binary (0 is the smallest value, 0xffff is the largest). A
“0” directs the chip to use 2’s complement (0x8000 is the smallest value, 0x7fff is the
largest)
BYTE_SWAP
When “0”, the LSB is output on D [7:0] and the MSB is output on D [15:8]. When “1”,
the LSB is output on D [15:8] and the MSB is output on D [7:0].
Trigger Source
These 2 bits determine what event causes the state machine to start executing the
channel list again. If the state machine is already busy, the trigger is ignored.

IP-48ADM16 HARDWARE REFERENCE MANUAL
ALPHI TECHNOLOGY CORP. Page 15 REV 1.0
Part Number: 833-13-000-4000 Copyright ©2007, ALPHI Technology Corporation
Trigger source Meaning
0 0 Host write to the Start Acquisition Register
0 1 External Event trigger
1 0 Threshold Logic
3.3.9 Trigger Register
Address: IOspace + 0x10
BIT 7 BIT 6 BIT 5 BIT 4 BIT 3 BIT 2 BIT 1 BIT 0
ENABLE_
THRESH
OLD
Event
Enable
MASTER END_DAT
ARAM
Reserved
(should be
0)
SCAT_SCAN Scan
Block
Count
Type
All the bits are set to “0” upon Reset.
ENABLE_THRESHOLD
When set to “1”, it allows starting an acquisition when a channel designated as
threshold is going in range or out of range.
The Threshold Counter Register defines how many acquisitions have to satisfy the
condition for the acquisition to really start.
Event Enable
When set to “1”, the input corresponding to the channel #47 is used as an external
EVENT line.
MASTER
This bit, when set to 1, will make the IP module the source for the sample clock, the
signal will be output on IP-STROBE signal on the IP bus. The MASTER bit allows the
synchronization of multiple IP’s.
END_DATARAM
This bit specifies what the state machine has to do after reaching the address
indicated in the End Memory Address register. The state machine can:
•If the bit is set to “0”, reset the state machine address pointer and continue
acquiring data and storing it in the DataRAM.
•If this bit is set to “1”, the state machine will reset the state machine address
pointer and stop and wait for another start acquisition command.
SCAT_SCAN
When the ENABLE_THRESHOLD bit is set there is 2 behaviors allowed depending
on the state of the SCAT_SCAN bit:
- If “0”, the scan list is activated and acquisition stops only at the end of the
DataRAM memory.
- If “1”, the scan list is activated but stops when the condition that started the
scan disappears.

IP-48ADM16 HARDWARE REFERENCE MANUAL
ALPHI TECHNOLOGY CORP. Page 16 REV 1.0
Part Number: 833-13-000-4000 Copyright ©2007, ALPHI Technology Corporation
In/out=1
In/out =0
SCAT_SCAN = 1
SCAT_SCAN = 0
AEB
Scan Block
When this bit is set to “0”, the state machine will scan and execute the channel list
once only and then stop, waiting for the next trigger. This is the state after a reset.
If set to “1”, upon an acquisition command the state machine will run as long as the
DataRAM pointer is reach or the scan pointer is reach.
Count Type
When set to “0” the DataRAM pointer witch contains an address is compared to the
STATE Machine address.
When set to “1” the DataRAM pointer witch contains a number of scan desired is
compare with a scan counter.
3.3.10 Start Acquisition
Address: IOspace + 0x12
A write to this write-only register will start acquisition immediately.
3.3.11 Interrupt Vector Register
Address: IOspace + 0x14
This 8-bit Interrupt Vector register can be programmed by the host. It will be output to
during an interrupt acknowledge IP INTESELA access.