Analog Devices ADV7604 User manual

© 2010 Analog Devices, Inc.All rights reserved.
Pr. A June 2010
Analog Devices B.V.
1 of 27 - 1 -
ADV7604 Evaluation
Board User Guide
June 2010
Pr. A

© 2010 Analog Devices, Inc.All rights reserved.
Pr. A June 2010
Analog Devices B.V.
2 of 27 - 2 -
Table of Contents
Table of Contents..........................................................................................................................2
1. Introduction..........................................................................................................................3
2. Evaluation Kit.......................................................................................................................3
3. Initial Configuration............................................................................................................4
3.1 Hardware...................................................................................................................... 4
3.2 Software........................................................................................................................5
3.2.1 ATV Benchtop Installation....................................................................................5
3.2.2 Getting Started with ADV Register Control Software .......................................5
4. Using the Evaluation Platform...........................................................................................7
4.1 ADV7604 Evaluation Board Hardware....................................................................7
4.1.1 Connecting Input Video ........................................................................................8
4.1.2 EDID Configuration...............................................................................................8
4.1.3 Powerdown Mode EDID........................................................................................ 9
4.2 Video Output Module...............................................................................................10
4.3 Using Configuration Scripts ....................................................................................10
4.4 Using Software Driver ..............................................................................................11
4.5 Configuring the Motherboard.................................................................................11
5. Updating Files.....................................................................................................................12
5.1 Updating Scripts........................................................................................................12
5.2 Updating Defaults .....................................................................................................12
6. Schematics...........................................................................................................................13
7. Layout..................................................................................................................................22

© 2010 Analog Devices, Inc.All rights reserved.
Pr. A June 2010
Analog Devices B.V.
3 of 27 - 3 -
1. Introduction
This User Guide is intended to provide application support for the ADV7604 evaluation
kit. It also provides details on the set up and manual configuration of the evaluation
board. Software drivers are available for this evaluation board - a separate user guide is
available for these software drivers.
2. Evaluation Kit
Each ADV7604 evaluation kit consists of the following:
ADV7604 Evaluation Board
ATV Motherboard
Video Output Module
USB cable
7.5V DC power supply module
Evaluation kit CD

© 2010 Analog Devices, Inc.All rights reserved.
Pr. A June 2010
Analog Devices B.V.
4 of 27 - 4 -
3. Initial Configuration
3.1 Hardware
The ATV evaluation platformis comprised of three modules the ADV7604 evaluation
board, the ATV motherboard and the video output module. To assemble the evaluation
platform, plug the ADV7604 evaluation board into the Female AV Input connector ofthe
motherboard and plug the videooutput module into the Male AV Output connector of
the motherboard.
Connect the female connector of the 7.5V DC power supply module supplied with the
evaluation kit to the motherboard power connector, J18. Connect the USB cable supplied
with the evaluationkit to the motherboardUSB connector, J12.
The evaluation platformshould now resemble Figure 1.
To turn the evaluation platform on, flick motherboard power switch (S10)to position
light 2 3 seconds later. This indicates the eval platform is now readyto use.
Figure 1 –ATV Evaluation Platform

© 2010 Analog Devices, Inc.All rights reserved.
Pr. A June 2010
Analog Devices B.V.
5 of 27 - 5 -
3.2 Software
3.2.1 ATV Benchtop Installation
All the files necessary to install the ATV Benchtop software are on the evaluation kit CD
supplied in the evaluation kit. To install the ATV Benchtop software from the evaluation
kit CD, please complete the following steps:
Copy the ATV Benchtop installer folder to the c:\ drive.

Follow the installationwizard to complete installation following the onscreen
instructions including a restart if prompted.
Please note; to install the ATV Benchtop software, you need to be an administrator on the
PC the software is being installed on.
3.2.2 Getting Started with ADV Register Control Software
The ADV RegisterControl software can be usedto run example configuration scripts on
the ATV Evaluation platform and adjust I2C register settings via USB. In order to launch
the ADV Register Control software from the ATV Benchtop, complete the following
steps:
Launch the ATV Benchtop from -> All
Programs -> Analog Devices -> ATV Benchtop -> ATV Benchtop). The ATV
Benchtop control panel as per Figure 2 will appear.
Figure 2 –ATV Benchtop Control
Select ADV Register Control from the ATV Benchtop control panel.
Select a script targeting the device on your evaluation platform (ADV7604 in this
case) from the ADV Register Program Configuration window as per Figure 3.

© 2010 Analog Devices, Inc.All rights reserved.
Pr. A June 2010
Analog Devices B.V.
6 of 27 - 6 -
Figure 3 –ADV Register Program Configuration
Finally, the user can runconfiguration scripts, change individual bit values, check
STDI information and read user write logs from the ADV Register Control Panel
as per Figure 4.
Figure 4 –ADV Register Control Panel

© 2010 Analog Devices, Inc.All rights reserved.
Pr. A June 2010
Analog Devices B.V.
7 of 27 - 7 -
4. Using the Evaluation Platform
4.1 ADV7604EvaluationBoardHardware
The following features of the ADV7604evaluation board
Figure 5) should be noted
Input Video Connectors
4 x HDMI inputs
1 x Component input
1 x Graphic input
2 x D-type inputs (Japanese market only)
Jumpers
K7 and K8 (external EDID I2C access)
K6 and K9, K4 and K5, K1 and K2 (not stuffed external EDID I2C access)
SE_PIN
SE_PWR
Miscellaneous
168 pin male motherboard connector
Power LED (D1)
I2C header (P1)

© 2010 Analog Devices, Inc.All rights reserved.
Pr. A June 2010
Analog Devices B.V.
8 of 27 - 8 -
Figure 5 –ADV7604 Evaluation Board
4.1.1 Connecting Input Video
To connect an input video source to the evaluation board, use a suitable cable and one of
the input video connectors outlined above. Do not use excessive force when connecting
or disconnecting the cables as this may result in damage to the evaluation board.
4.1.2 EDID Configuration
There are two EDID options availableto user on the ADV7604 board an external
PROM on port D to which an EDID can be programmed or an internal EDID PROM
within the ADV7604.
4.1.2.1 Configuring the External EDID
To program the external PROM (U10) for port D, complete the following procedure:
Connect the PROMto the I2C bus by puttingjumpers K7 and K8into position B
Connect the evaluation platform to the asoutlined in Section 3
D-terminal in
D-terminal in
Graphics in
Component in
Motherboard
Connector
HDMI in
HDMI in
HDMI in
HDMI in

© 2010 Analog Devices, Inc.All rights reserved.
Pr. A June 2010
Analog Devices B.V.
9 of 27 - 9 -

programmed


The EDID is now downloaded the external PROM. Reset the jumpers to position
A to use the external EDID
4.1.2.2 Configuring the Internal EDID
To program the internal PROM, complete the following procedure:
Disconnect the external EDID by removing jumpers K7 and K8
Select the EDID script from the Settings -> Scripts menu in the ADV Register
Control Panel
Note: the external EDID PROMs are not stuffed for ports A, B or C. If it is desired to stuff
these parts, please consult the evaluation board BOM for details of the required parts.
4.1.3 Powerdown Mode EDID
To evaluation the powerdown mode EDID, the evaluation board should be disconnected
from the powered ATV motherboard. A HDMI cable with an activesource supplying 5V
to the HDMI 5V line should be connected.
The user can then determine whether they want the SPI PROM EDID replicated on ports
A, B, C and Dor ports A, B, andC by inserting orremoving the SE_PIN header
respectively.
The user can alsodisconnect the 5V supply from a source plugged into port Dby
removing jumper SE_PWR.

© 2010 Analog Devices, Inc.All rights reserved.
Pr. A June 2010
Analog Devices B.V.
10 of 27 - 10 -
4.2 VideoOutputModule
The following features ofthe Video Output Module (Figure 6) should be noted
Output Video Connectors
1 x HDMI output
1 x Component output
1 x CVBS output
1 x S Video output
Figure 6 –Video Output Module
4.3 UsingConfigurationScripts
The evaluation platform is provided with a set of scripts to provide a fast and easy means
of configuring the system to process a wide variety of input video formats. Figure 4
illustrates how a specific script file can be accessed and selected from the ADV Register
Control Panel (e.g. Setting -> Scripts -> DESIRED CATEGORY -> DESIRED SCRIPT).
indication box. Registermaps can be accessed fromthe ADV Register ControlPanel by
clicking on the tabs across the screen below the standard toolbar (e.g. DEVICE 1,
DEVICE 2). The selected register map name is displayed when the tab is selected.
Component out
Motherboard
Connector
CVBS out
S Video out
HDMI out

© 2010 Analog Devices, Inc.All rights reserved.
Pr. A June 2010
Analog Devices B.V.
11 of 27 - 11 -
4.4 UsingSoftwareDriver
Some motherboards, by request, are suppliedwith application code alreadypreloaded to
configure and run the ADV7604. The following explains the behaviour ofthe
motherboard interfaces whenthe application is running
LEDS
D2 and D4 are on
D5 flashes during loading of FPGA
D6, D7, D15 and D16are on
MB_EN switch
Driver disabled with switch at position 0. ATV Benchtop may be used.
Driver enabled with switch at position 1. ATV Benchtop may not be used.
Push buttons
FPGA_RESET resets the FPGA and reloads the firmware
S2 S7 are not used
S9 resets the ADV7604 evaluation board with no handshaking to the application.
If this button is pressed, hot plug must be reasserted.
Serial interface
If a suitable serial terminal application is connected to the serial port ofthe ATV
motherboard (settings: 115200, 8 bit, none, 1,no flow control) the application
provides event and debug messages and allows I2C read and write commands.
4.5 ConfiguringtheMotherboard
The ATV Motherboard is a powerful toolwhich provides a wide variety of configuration
options to experienced users. For more in depth information on using the ATV
Motherboard, please consult the following document:
ATV_Motherboard_User_Guide.pdf, Revision 0.

© 2010 Analog Devices, Inc.All rights reserved.
Pr. A June 2010
Analog Devices B.V.
12 of 27 - 12 -
5. Updating Files
interface. A script contain lists of I2C writes for each supported video mode. A default
contains details ofthe bits in eachregister map ofthe target device.
Analog Devices Inc. reserves the right to update any script or default as and when is
required. Should this be the case, please use the following procedure to update either a
script or a default.
Note: you may need administrative privileges on any machine youare about to undertake
these steps on.
5.1 UpdatingScripts
If provided with a newscript, please use the following procedure:
Close ATV Benchtop
Open the Program Files folder on the c:/
Open the Analog Devices folder
Open the ATV Benchtop folder
Open the Setup_Files folder
Copy the new script file into this directory.
Restart ATV Benchtop
5.2 UpdatingDefaults
If provided with a new default, please use the following procedure:
Close ATV Benchtop
Open the Program Filesfolder on the c:/
Open the Analog Devices folder
Open the ATV Benchtop folder
Open the Defaults folder
Copy the new default file into this directory.
Restart ATV Benchtop

© 2010 Analog Devices, Inc.All rights reserved.
Pr. A June 2010
Analog Devices B.V.
13 of 27 - 13 -
6. Schematics
AVLink To 168-Pin Connector
Termination resistors should be placed as close as possible to end of line Trace impedance of analog inputs to be 75 ohms Place analog inputs as far apart as possible while maintaining similar trace lengths
D-Type Connector VGA Connector D-Type Connector Component Connector
Y Pr Pb
Pb Y Pr
Pr Pb Y
RED BLUE GREEN
R85
27K
AVLINK
J6-3 J6-2 J6-1 J6-5 J6-6 J6-7 J6-8
J6-10 J6-13 J6-14
C48 1nF
C38 1nF
R101 24r
15 43215
911 13 1412108
6716
1 2 3 4 5
6 7 8 9 10 11 12 13 14 15
16
J5
CON_D_TERMINAL
15 43215
911 13 1412108
6716
1 2 3 4 5
6 7 8 9 10 11 12 13 14 15
16
J7
CON_D_TERMINAL
C42 1nF
R102
4k7
R103
4k7
R104 24r R105 24r R106 24r R107 24r R108 24r
R109 24r R110 24r R111 24r
R112 24r R113 24r R114 24r
1 2 3 4 5 6
J10
PHONO3
C10 1nF
Y3_IN
GR_G HS_IN1 VS_IN1
Y1_IN
Y2_IN
R124
51r
R125
51r
R126
51r
C15 0.1uF C16 0.1uF C17 0.1uF
R27
51r
R28
51r
R29
51r
R33
51r
R35
51r
R36
51r
R37
51r
R38
51r
R40
51r
C18 0.1uF C20 0.1uF C21 0.1uF
C22 0.1uF C23 0.1uF C25 0.1uF
C26 0.1uF C27 0.1uF C28 0.1uF
3
K
21
AU23
MA3X704A
760X_AVLINK
VCC_5V
SYNC3
SYNC1
GND
AVI_GPO_01_PLUG_INS_DET2 AVI_GPO_OO_PLUG_INS_DET1
DATA_LINE3_2 DATA_LINE2_2 DATA_LINE1_2
VCC_3V3
VCC_3V3
DATA_LINE3_1 DATA_LINE2_1 DATA_LINE1_1
GND
Y2_IN PR2_IN PB2_IN SYNC4
GND
GND
SYNC2 GR_R_IN GR_B_IN GR_G_IN PB1_IN PR1_IN Y1_IN
ADV760X_VS_IN1 ADV760X_HS_IN1
Y3_IN PB3_IN PR3_IN
GNDGNDGND
GND GND GND
GND GND GND
GNDGNDGND

© 2010 Analog Devices, Inc.All rights reserved.
Pr. A June 2010
Analog Devices B.V.
14 of 27 - 14 -
The 0 ohm resistors on these lines should be placed DDC lines should be as short as possible to DUT
HPD B LED HPD A LED
DDC A Circuitry
DDC B Circuitry
to minimise track length.
HDMI Port A - Connector and ESD Suppression HDMI Port B - Connector and ESD Suppression
HPD A Control HPD B Control
EDID1 EDID2
D23
R31
220r
G
S
D
Q2
BSS123LT1
D29
R58
220r
G
S
D
Q1
BSS123LT1
R30
Not Inserted
R19
47K
R61
47K R64
Not Inserted
R68 0r R71 0r
1
TDMS_DATA2+ 2
TDMS_SHLD2 3
TDMS_DATA2- 4
TDMS_DATA_1+ 5
TDMS_SHLD1 6
TDMS_DATA_1- 7
TDMS_DATA0+ 8
TDMS_SHLD0 9
TDMS_DATA0- 10
TDMS_CLK+ 11
TDMS_CLK_SHLD 12
TDMS_CLK- 13
CEC 14
RESERVED 15
DDC_SCL 16
DDC_SDA 17
DDC/CEC_GND 18
DDC_+5V 19
HOTPLUG_DET
J11
HDMI_19_PIN
R84 1K
HDMI_A_5V
1IN1 2IN2 4IN3 5IN4
10
OUT1 9 OUT2
7
OUT3 6 OUT4
8
GND
3
GND
U13
RCLAMP0524P
1IN1 2N/C 3IN2
6
OUT1 5
5V/NC 4
OUT2
7
GND
U14
RCLAMP0504P
1IN1 2IN2 4IN3 5IN4
10
OUT1 9 OUT2
7
OUT3 6 OUT4
8
GND
3
GND
U19
RCLAMP0524P
1
TDMS_DATA2+ 2
TDMS_SHLD2 3
TDMS_DATA2- 4
TDMS_DATA_1+ 5
TDMS_SHLD1 6
TDMS_DATA_1- 7
TDMS_DATA0+ 8
TDMS_SHLD0 9
TDMS_DATA0- 10
TDMS_CLK+ 11
TDMS_CLK_SHLD 12
TDMS_CLK- 13
CEC 14
RESERVED 15
DDC_SCL 16
DDC_SDA 17
DDC/CEC_GND 18
DDC_+5V 19
HOTPLUG_DET
J1
HDMI_19_PIN
R55 1K
HDMI_B_5V
1IN1 2IN2 4IN3 5IN4
10
OUT1 9 OUT2
7
OUT3 6 OUT4
8
GND
3
GND
U20
RCLAMP0524P
1IN1 2N/C 3IN2
6
OUT1 5
5V/NC 4
OUT2
7
GND
U21
RCLAMP0504P
1IN1 2IN2 4IN3 5IN4
10
OUT1 9 OUT2
7
OUT3 6 OUT4
8
GND
3
GND
U22
RCLAMP0524P
G
S D
Q3
BSS123LT1
G
S
D
Q10
BSS123LT1
R73 47K R74 47K
1NC1 2NC2 3/WP 4VSS 5
SDA
6
SCL
7
VCLK
8
VCC
U25
24LCS22A
BA
K6
BA
K9
C58 Not Inserted
1NC1 2NC2 3/WP 4VSS 5
SDA
6
SCL
7
VCLK
8
VCC
U26
24LCS22A
BA
K4
BA
K5
C59 Not Inserted
VCC_5V VCC_5V
DDCB_SDA
DDCB_SCL DDCA_SCL
DDCA_SDA
HDMI_A_5V HDMI_B_5V
DDCA_SDA_CON_5V DDCA_SCL_CON_5V
HPD2 HPD1
GND GND
HPD1 HDMI_A_5V
HPD1 DDCA_SDA
DDCA_SCL
RXA_CN RXA_CP RXA_0N RXA_0P
RXA_CN
RXA_CP
RXA_0N
RXA_0P
RXA_1N
RXA_1P
RXA_2N
RXA_2P
RXA_1N RXA_1P RXA_2N RXA_2P
GND
CEC1
RXA_2P
RXA_2N RXA_1P
RXA_1N
RXA_0P RXA_0N RXA_CP
RXA_CN
DDCA_SCL DDCA_SDA
GND GND
HPD2 HDMI_B_5V
HPD2 DDCB_SDA
DDCB_SCL
RXB_CN RXB_CP RXB_0N RXB_0P
RXB_CN
RXB_CP
RXB_0N
RXB_0P
RXB_1N
RXB_1P
RXB_2N
RXB_2P
RXB_1N RXB_1P RXB_2N RXB_2P
GND
CEC2
RXB_2P
RXB_2N RXB_1P
RXB_1N
RXB_0P RXB_0N RXB_CP
RXB_CN
DDCB_SCL DDCB_SDA
GND GND
HPDB
GND
HDMI_B_5VHPD2
HPD1 HDMI_A_5V
GND
HPDA
GND GND
DDCA_SDA
DDCA_SCL
SDA
SCL
GND
EDID_PWR
GND
EDID_PWR
DDCB_SDA
DDCB_SCL
SDA
SCL
GND
EDID_PWR
GND
EDID_PWR
CEC1 CEC2

© 2010 Analog Devices, Inc.All rights reserved.
Pr. A June 2010
Analog Devices B.V.
15 of 27 - 15 -
HPD C LED
DDC C Circuitry
EDID4HPD D LED
DDC D Circuitry
HDMI Port C - Connector and ESD Suppression HDMI Port D - Connector and ESD Suppression
HPD C Control HPD D Control
EDID3
D26
R11
220r
G
S
D
Q7
BSS123LT1
R88
47K
R90
Not Inserted
1NC1 2NC2 3/WP 4VSS 5
SDA
6
SCL
7
VCLK
8
VCC
U10
24LCS22A
BA
K7
BA
K8
D64
R62
220r
G
S
D
Q11
BSS123LT1
C8 1uF
R70 47K
R81
Not Inserted
1
TDMS_DATA2+ 2
TDMS_SHLD2 3
TDMS_DATA2- 4
TDMS_DATA_1+ 5
TDMS_SHLD1 6
TDMS_DATA_1- 7
TDMS_DATA0+ 8
TDMS_SHLD0 9
TDMS_DATA0- 10
TDMS_CLK+ 11
TDMS_CLK_SHLD 12
TDMS_CLK- 13
CEC 14
RESERVED 15
DDC_SCL 16
DDC_SDA 17
DDC/CEC_GND 18
DDC_+5V 19
HOTPLUG_DET
J3
HDMI_19_PIN
R20 1K
HDMI_C_5V
1IN1 2IN2 4IN3 5IN4
10
OUT1 9 OUT2
7
OUT3 6 OUT4
8
GND
3
GND
U15
RCLAMP0524P
1IN1 2N/C 3IN2
6
OUT1 5
5V/NC 4
OUT2
7
GND
U12
RCLAMP0504P
1IN1 2IN2 4IN3 5IN4
10
OUT1 9 OUT2
7
OUT3 6 OUT4
8
GND
3
GND
U9
RCLAMP0524P
1
TDMS_DATA2+ 2
TDMS_SHLD2 3
TDMS_DATA2- 4
TDMS_DATA_1+ 5
TDMS_SHLD1 6
TDMS_DATA_1- 7
TDMS_DATA0+ 8
TDMS_SHLD0 9
TDMS_DATA0- 10
TDMS_CLK+ 11
TDMS_CLK_SHLD 12
TDMS_CLK- 13
CEC 14
RESERVED 15
DDC_SCL 16
DDC_SDA 17
DDC/CEC_GND 18
DDC_+5V 19
HOTPLUG_DET
J2
HDMI_19_PIN
R65 1K
HDMI_D_5V
1IN1 2IN2 4IN3 5IN4
10
OUT1 9 OUT2
7
OUT3 6 OUT4
8
GND
3
GND
U8
RCLAMP0524P
1IN1 2N/C 3IN2
6
OUT1 5
5V/NC 4
OUT2
7
GND
U5
RCLAMP0504P
1IN1 2IN2 4IN3 5IN4
10
OUT1 9 OUT2
7
OUT3 6 OUT4
8
GND
3
GND
U4
RCLAMP0524P
G
S
D
Q13
BSS123LT1
G
S
D
Q6
BSS123LT1
R75
47K
R76 47K
1NC1 2NC2 3/WP 4VSS 5
SDA
6
SCL
7
VCLK
8
VCC
U27
24LCS22A
BA
K1
BA
K2
C61 Not Inserted
HDMI_C_5V
DDCC_SDA
DDCC_SCL
VCC_5V
HPD3 HPD4
EDID_PWR
EDID_PWR
SCL
SDA
VCC_5V
DDCD_SCL
DDCD_SDA
DDCD_SCL
DDCD_SDA
HDMI_D_5V
GND GND
HPD3 HDMI_C_5V
HPD3 DDCC_SDA
DDCC_SCL
RXC_CN RXC_CP RXC_0N RXC_0P
RXC_CN
RXC_CP
RXC_0N
RXC_0P
RXC_1N
RXC_1P
RXC_2N
RXC_2P
RXC_1N RXC_1P RXC_2N RXC_2P
GND
CEC3
RXC_2P
RXC_2N RXC_1P
RXC_1N
RXC_0P RXC_0N RXC_CP
RXC_CN
DDCC_SCL
DDCC_SDA
GND GND
HPD4 HDMI_D_5V
HPD4 DDCD_SDA
DDCD_SCL
RXD_CN RXD_CP RXD_0N RXD_0P
RXD_CN
RXD_CP
RXD_0N
RXD_0P
RXD_1N
RXD_1P
RXD_2N
RXD_2P
RXD_1N RXD_1P RXD_2N RXD_2P
GND
CEC4
RXD_2P
RXD_2N RXD_1P
RXD_1N
RXD_0P RXD_0N RXD_CP
RXD_CN
DDCD_SCL
DDCD_SDA
GND GND
GND GND
HPD3 HDMI_C_5V
GND
HPDC
HPD4 HDMI_D_5V
GND
HPDD
GND
GND
EDID_PWR
GND
EDID_PWR
GND
SCL
SDA
DDCC_SCL
DDCC_SDA
CEC3 CEC4

© 2010 Analog Devices, Inc.All rights reserved.
Pr. A June 2010
Analog Devices B.V.
16 of 27 - 16 -
DDC To 168-Pin Connector Level TranslationCEC To 168-Pin Connector
G
SD
Q16
BSS123LT1
R16 4K7
G
SD
Q19
BSS123LT1
R32 4K7
R53 27K
R56 0r
R59 0r
R60 0r
CEC
R2 0r
3
K
21
AU24
MA3X704A VCC_3V3
DDCA_SDA_CONDDCA_SDA_CON_5V
VCC_3V3
VCC_3V3
DDCA_SCL_CON_5V DDCA_SCL_CON
VCC_3V3
CEC3 CEC2 CEC1
VCC_3V3
760X_CEC
CEC4

© 2010 Analog Devices, Inc.All rights reserved.
Pr. A June 2010
Analog Devices B.V.
17 of 27 - 17 -
ADV7604 PowerADV7604 Ground
ADV7604 Digital I/O EDID EEPROM
VCC GND SO CS SCK SI
Trace impedance to be 47 ohms as close as possible to U1 Series termination resistors to be placed
LLC
HSVS/FIELDDE
INT1 INT2EXT_CLAMP
FB_OUT R_SYNC
BANK 0
H11 AGND H12
AGND
J11 AGND J12
AGND
J17 AGND J18
AGND
K11 AGND L11
AGND
M11 AGND M17
AGND
M18 AGND R14
AGND
R17 AGND R18
AGND
T14 AGND U14
AGND
V14 AGND V18
AGND
A1 DGND A6
DGND
A18 DGND C5
DGND
C8 DGND C9
DGND
C10 DGND C13
DGND
C14 DGND C15
DGND
C16 DGND D9
DGND
E15 DGND E16
DGND
F15 DGND F18
DGND
G7 DGND G8
DGND
G9 DGND G10
DGND
H7 DGND H8
DGND
H9 DGND H10
DGND
J1 DGND J2
DGND
J8 DGND J9
DGND
J10 DGND K9
DGND
K10 DGND L9
DGND
L10 DGND M2
DGND
M3 DGND M4
DGND
M9 DGND M10
DGND
R3 DGND R4
DGND
R10 DGND T3
DGND
T4 DGND T10
DGND
U6 DGND U10
DGND
V1 DGND V6
DGND
V10 DGND
U1-A
ADV7604
BANK 1
H16 AVDD
J16 AVDD
K12 AVDD K15 AVDD K16 AVDD
L12 AVDD
M12 AVDD
P15 AVDD P16 AVDD
U16 AVDD U17 AVDD
C4 CVDD
D8 CVDD
D11 CVDD
F16 CVDD
J7 DVDD
K7 DVDD K8 DVDD
L7 DVDD L8 DVDD
M7 DVDD M8 DVDD
N2
DVDDIO N3 DVDDIO N4 DVDDIO R6 DVDDIO R9 DVDDIO T6 DVDDIO T9 DVDDIO
G11
PVDD G12 PVDD
A11
TVDD A16 TVDD A17 TVDD B6 TVDD B11 TVDD B16 TVDD C2 TVDD C3 TVDD C6 TVDD C7 TVDD C11 TVDD C12 TVDD D16 TVDD F17 TVDD
U1-B
ADV7604
BANK 2
G2 P0 G1 P1 H2 P2
F1
HS
H1 P3
K1 P4 K2 P5
L1 P6 L2 P7
M1 P8
N1 P9
P1 P10 P2 P11
R1 P12 R2 P13
T1 P14 T2 P15
U1 P16 U2 P17
V2 P18
U3 P19
V3 P20
U4 P21
V4 P22
U5 P23
V5 P24
U7 P26
V7 P27 U8
DCLKIN
U9 P28
V9 P29
V11 P30
U11 P31
V12 P32
U12 P33
V13 P34
U13 P35
F3
EP_MISO
F4
EP_MOSI G3
EP_CS
G4
EP_SCK
R5
SCL
T5 P25
R7
INT1
T7
SDA
T8
SYNC_OUT/INT2
E1
DE
F2
VS_FIELD
E2
CEC
R12
SHARED_EDID
T12
AVLINK
R8
CLAMPIN
V8
LLC
C1
PWRDNB T11
RESETB
H3
RAW_VSYNC H4
RAW_SYNC
G17
TEST1 G18 TEST2
R11
FB_OUT
U1-C
ADV7604
1CS 2SO 3WP 4VSS 5
SI
6
SCK
7
HOLD
8
VCC
U18
25LC040A
R83
0r
R63
0r - DO NOT STUFF
P2-1 P2-2 P2-3 P2-4 P2-5 P2-6
R9
1K
T1 T0
R10
10k
R77
10k
R12
20k5
SE_PIN R13
0r - DO NOT STUFF
R15
0r - DO NOT STUFF
DCLKIN
R_VSYNC
J4-1 J4-2 J4-3 J4-4 J4-5 J4-6
R95
47r
R17
47r
R5-A 75r R5-B 75r R5-C 75r
R5-D 75r
R6-A 75r R6-B 75r R6-C 75r
R6-D 75r
R7-A 75r R7-B 75r R7-C 75r
R7-D 75r
R8-A 75r R8-B 75r R8-C 75r
R8-D 75r
R82-A 75r R82-B 75r R82-C 75r
R82-D 75r
R100-A 75r R100-B 75r R100-C 75r
R100-D 75r
R115-A 75r R115-B 75r R115-C 75r
R115-D 75r
R118-A 75r R118-B 75r R118-C 75r
R118-D 75r
R119-A 75r R119-B 75r R119-C 75r
R119-D 75r
R4-D
75r
R4-B
75r R4-C 75r
R4-A
75r
R78-D
75r
R78-B
75r R78-A 75r
R78-C
75r
Y_MUX_OUT DCLKIN CLAMPIN FBOUT
GND
RAW_VSYNC
DCLKIN
760X_CEC 760X_AVLINK
GND FPGA_CEC
FPGA_AVLINK
PWRDNB
GND GND
EEPROM_SCK EEPROM_SO EEPROM_CS EEPROM_SI
EEPROM_SI EEPROM_SCK
EEPROM_SO
EEPROM_CS
DVDDIO_3V3
GND
DVDDIO_3V3
GND
EEPROM_CS
EEPROM_SO
EEPROM_SI
EEPROM_SCK
GND
DVDDIO_3V3
SDA SCL
DVDDIO_3V3
TVDD_3V3
PVDD_1V8
DVDD_1V8
CVDD_1V8
AVDD_1V8
GNDGND
GNDGND
RAW_SYNC
FBOUT
ADV760X_SYNC_OUT_INT2 CLAMPIN ADV760X_INT1
ADV760X_DE ADV760X_VS_FIELD ADV760X_HS
DEC_LLC
ADV760X_DATA[00:35]
ADV760X_DATA00
ADV760X_DATA01
ADV760X_DATA02 ADV760X_DATA03
ADV760X_DATA04 ADV760X_DATA05
ADV760X_DATA06 ADV760X_DATA07 ADV760X_DATA08 ADV760X_DATA09
ADV760X_DATA10
ADV760X_DATA11
ADV760X_DATA12 ADV760X_DATA13 ADV760X_DATA14 ADV760X_DATA15 ADV760X_DATA16 ADV760X_DATA17 ADV760X_DATA18 ADV760X_DATA19
ADV760X_DATA20
ADV760X_DATA21
ADV760X_DATA22 ADV760X_DATA23
ADV760X_DATA24
ADV760X_DATA25 ADV760X_DATA26 ADV760X_DATA27 ADV760X_DATA28 ADV760X_DATA29 ADV760X_DATA30
ADV760X_DATA31
ADV760X_DATA32 ADV760X_DATA33 ADV760X_DATA34
ADV760X_DATA35
V_RESET

© 2010 Analog Devices, Inc.All rights reserved.
Pr. A June 2010
Analog Devices B.V.
18 of 27 - 18 -
ADV7604 No Connects ADV7604 AudioADV7604 HDMI
ADV7604 Analog I/O
Place buffer as close as possible to pin N13
Y_MUX_OUT
C1
47pF
C4
47pF
Y2
28.6363MHz
C5
0.1uF
C6
0.1uF
R18
499r
TRI4
R21
56K
TRI5
TRI1
D16
1V8
TRI2 TRI3
T10
T9
R23
56k
TRI6
R25
62k
D19
5V
MCLKSCLKLRCLKSPDIFI2S0I2S1I2S2I2S3
R26
Not Inserted
R50
Not Inserted
3+ 4-
1
2
-V
5
+V
U11
AD8061ART
YMUX
R34
150k
R39
150k
R41
130k
R42
130k
R44
130k
R45
62k
R46
130k
R47
56k
R49
62k
R51
62k
R116
62k
D18
5V
D21
5V
D20
5V
D12
1V8
D15
1V8
D14
1V8
D13
1V8
D17
1V8
C7
0.1uF
C9
10nF
C11
10uF
XTAL
R93
Not Inserted
R154 0r
C12
Not Inserted
R96
150k
R97
130k
J15
BANK 3
H15
XTALP J15
XTALN
V15 AIN1 V16 AIN2 V17 AIN3
U18 AIN4
T17 AIN5 P18 AIN7 T18 AIN6
N17 AIN8 N18 AIN9
L18 AIN10
K17 AIN11 K18 AIN12 L17
SYNC4
P17
SYNC3
T16
SYNC2
U15
SYNC1
H17
REFN H18
REFP
M15 TRI5 M16 TRI6
N15 TRI3 N16 TRI4
R16 TRI2
T15 TRI1
L15
TRI8/VS_IN2
L16
TRI7/HS_IN2
R13
HS_IN1 T13
VS_IN1
R15
Y_MUX_OUT
U1-D
ADV7604
BANK 4
D17 RXA_0+ D18 RXA_0-
C17 RXA_1+ C18 RXA_1- B17 RXA_2+ B18 RXA_2-
E17 RXA_C+ E18 RXA_C-
D15 DDCA_SDA D14 DDCA_SCL
D3 RXA_5V
B14 RXB_0+ A14 RXB_0- B13 RXD_1+ A13 RXB_1- B12 RXB_2+ A12 RXB_2- B15 RXB_C+ A15 RXB_C-
D12 DDCB_SDA D13 DDCB_SCL
D2 RXB_5V
B9
RXC_0+ A9
RXC_0- B8
RXC_1+ A8
RXC_1- B7
RXC_2+ A7
RXC_2- B10
RXC_C+ A10
RXC_C- D6
DDCC_SDA D7
DDCC_SCL D1
RXC_5V
B4
RXD_0+ A4
RXD_0- B3
RXD_1+ A3
RXD_1- B2
RXD_2+ A2
RXD_2- B5
RXD_C+ A5
RXD_C- D4
DDCD_SDA D5
DDCD_SCL B1
RXD_5V
D10 RTERM
U1-E
ADV7604
BANK 5
J3 MCLKOUT
K4 SCLK K3 LRCLK
J4 SPDIF
P3 I2S0 P4 I2S1
L4 I2S2 L3 I2S3
U1-F
ADV7604
BANK 6
E3 NC E4 NC
G15 NC G16 NC
U1-G
ADV7604
R98
560R
R99
560R
R3-A 75r R3-B 75r R3-C 75r
R3-D 75r
R24-A 75r R24-B 75r R24-C 75r
R24-D 75r
GND
SYNC4
ADV760X_HS_IN1 ADV760X_VS_IN1
SYNC1
HDMI_D_5V HDMI_C_5V
HDMI_B_5V HDMI_A_5V
DDCD_SCL DDCD_SDA RXD_CN RXD_CP RXD_2N RXD_2P RXD_1N RXD_1P RXD_0N RXD_0P DDCC_SCL DDCC_SDA RXC_CN RXC_CP RXC_2N RXC_2P RXC_1N RXC_1P RXC_0N RXC_0P
GND
GND
DATA_LINE2_2 DATA_LINE1_2
GND
GND GND
GND GND GND
GND GND GND
GND GND
GND
VCC_5V
VCC_5V
GND
Y_MUX_OUT
GND
ADV760X_VS_IN1
ADV760X_HS_IN1
SYNC3 SYNC2
GND
GR_B_IN GR_R_IN
GR_G_IN
GND
DATA_LINE3_2
GND GND
GND GND GND
DATA_LINE3_1
DATA_LINE2_1
DATA_LINE1_1
GND GND
PB2_IN PR2_IN
Y2_IN
PB1_IN PR1_IN
Y1_IN
PB3_IN PR3_IN
Y3_IN
GND
GND GND
ADV760X_I2S3 ADV760X_I2S2 ADV760X_I2S1 ADV760X_I2S0
ADV760X_SPDIF
ADV760X_LRCLK
ADV760X_SCLK
ADV760X_MCLKOUT
RXB_CN
RXB_CP
RXB_2N
RXB_2P
RXB_1N
RXB_1P
RXB_0N
RXB_0P
DDCB_SDA
DDCB_SCL
DDCA_SDA
DDCA_SCL
RXA_CN
RXA_CP
RXA_2N
RXA_2P
RXA_1N
RXA_1P
RXA_0N
RXA_0P

© 2010 Analog Devices, Inc.All rights reserved.
Pr. A June 2010
Analog Devices B.V.
19 of 27 - 19 -
I2C Address = 0xE8
Board Identification Bus Expander
Reset Circuitry
I2C Splitter
U6 Decoupling
I2C Header
SCL SDA RESET GND VCC
168-Pin Connector
N/C
U29 Decoupling
1INT 2A1 3RESET
4
IO_0.0
5
IO_0.1
6
IO_0.2
7
IO_0.3
8
IO_0.4
9
IO_0.5
10
IO_0.6
11IO_0.7
12 VSS
13
IO_1.0
14
IO_1.1
15
IO_1.2
16
IO_1.3
17IO_1.4 18
IO_1.5
19
IO_1.6 20 IO_1.7
21 A0 22 SCL 23 SDA 24 VDD
U16
PCA9539
R54 4K7
R57
4K7
C43
0.1uF
C45
10nF
R14
4K7
+C54
4.7uF
S1
R72 4K7
C62
0.1uF
C63
10nF
SCLSDA
RESET
P1-2 P1-3 P1-4 P1-5 P1-6
1A 2B 3GND
5
VCC
4
Y
U6
NC7S08
R67
0r
R94
Not Inserted R89
0r
R92
0r
J9-A1 J9-A2 J9-A3 J9-A4 J9-A5 J9-A6 J9-A7 J9-A8 J9-A9
J9-A10 J9-A11 J9-A12 J9-A13 J9-A14 J9-A15 J9-A16 J9-A17 J9-A18 J9-A19 J9-A20 J9-A21 J9-A22 J9-A23 J9-A24 J9-A25 J9-A26 J9-A27 J9-A28 J9-A29 J9-A31 J9-A30 J9-A32 J9-A33 J9-A34 J9-A35 J9-A36 J9-A37 J9-A38 J9-A39 J9-A40 J9-B40 J9-A42
J9-B1 J9-B2 J9-B3 J9-B4 J9-B5 J9-B6 J9-B7 J9-B8 J9-B9
J9-B10 J9-B11 J9-B12 J9-B13 J9-B14 J9-B15 J9-B16 J9-B17 J9-B18 J9-B19 J9-B20 J9-B21 J9-B22 J9-B23 J9-B24 J9-B25 J9-B26 J9-B27 J9-B28 J9-B29 J9-B30 J9-B31 J9-B32 J9-B33 J9-B34 J9-B35 J9-B36 J9-B37 J9-B38 J9-B39
J9-A41 J9-B41
J9-B42
J9-C1 J9-C2 J9-C3 J9-C4 J9-C5 J9-C6 J9-C7
J9-D6 J9-D7 J9-D8 J9-D9
J9-C12 J9-C13 J9-C14 J9-C15 J9-C16 J9-C17 J9-C18 J9-C19 J9-C20 J9-C21 J9-C22 J9-C23 J9-C24 J9-C25 J9-C26 J9-C27
J9-D28
J9-C29 J9-C30 J9-C31 J9-C32 J9-C33 J9-C34 J9-C35 J9-C36 J9-C37 J9-C38 J9-C39 J9-C40 J9-C41 J9-C42
J9-D1 J9-D2 J9-D3 J9-D4 J9-D5
J9-C8 J9-C9
J9-C10 J9-C11
J9-D10 J9-D11 J9-D12 J9-D13 J9-D14 J9-D15 J9-D16 J9-D17 J9-D18 J9-D19 J9-D20 J9-D21 J9-D22 J9-D23 J9-D24 J9-D25 J9-D26 J9-D27
J9-C28
J9-D29 J9-D30 J9-D31 J9-D32 J9-D33 J9-D34 J9-D35 J9-D36 J9-D37 J9-D38 J9-D39 J9-D40 J9-D41 J9-D42
P1-1
R52 4K7
V_RESET
1A 2B 3GND
5
VCC
4
Y
U28
NC7S08
C80
0.1uF
C84
10nF
R66
0r
R69
Not Inserted
R43
47K
VCC_3V3
VCC_3V3
RESET
VCC_3V3 VCC_3V3
GND
SDA
SCL
RESET
GND
VCC_3V3 VCC_3V3
SDA
SCL
GND GND
VCC_3V3
GND
SDA
SCL
RESET
GND
VCC_3V3 DVDDIO_3V3
GND
ADV760X_DATA08 ADV760X_DATA09 ADV760X_DATA27 ADV760X_DATA25 ADV760X_DATA24 ADV760X_DATA21 ADV760X_DATA22 ADV760X_DATA13 ADV760X_DATA12 ADV760X_DATA35 ADV760X_DATA34 ADV760X_DATA33 ADV760X_DATA32 ADV760X_DATA31 ADV760X_DATA30 ADV760X_DATA29 ADV760X_DATA28 ADV760X_DATA26 ADV760X_DATA23 ADV760X_DATA20 ADV760X_DATA19 ADV760X_DATA18 ADV760X_DATA17 ADV760X_DATA16 ADV760X_DATA15 ADV760X_DATA14 ADV760X_DATA11 ADV760X_DATA10 ADV760X_DATA07 ADV760X_DATA06 ADV760X_DATA05 ADV760X_DATA04 ADV760X_DATA03 ADV760X_DATA02 ADV760X_DATA01 ADV760X_DATA00
HPDD
RAW_VSYNC
FPGA_AVLINK
GNDGNDGND
RAW_SYNC FBOUT CLAMPIN DCLKIN AVI_GPO_01_PLUG_INS_DET2 AVI_GPO_OO_PLUG_INS_DET1
SCL SDA RESET FPGA_CEC HPDC HPDB HPDA DDCA_SDA_CON DDCA_SCL_CON ADV760X_SCLK ADV760X_LRCLK ADV760X_MCLKOUT ADV760X_I2S0 ADV760X_I2S1 ADV760X_I2S2 ADV760X_I2S3 ADV760X_SPDIF ADV760X_SYNC_OUT_INT2 ADV760X_INT1 DEC_LLC
ADV760X_DEADV760X_VS_FIELD
ADV760X_HS
AVIO_POWER_7.5V AVIO_POWER_7.5V
ADV760X_DATA[00:35]
DVDDIO_3V3
VCC_3V3
GND
GND
VCC_3V3
V_RESET
FPGA_V_RESET
FPGA_V_RESET

© 2010 Analog Devices, Inc.All rights reserved.
Pr. A June 2010
Analog Devices B.V.
20 of 27 - 20 -
Misc 5V
centre is +ve
Distribute around the board
Ground Test Points 1 Ground Test Points 2
Locate close to power regulators
General Power Regs EDID HDMI Power
AVDD_1V8 Power Supply
CVDD_1V8 Power Supply
DVDD_1V8 Power Supply
PVDD_1V8 Power Supply
DVDDIO_3V3 Power Supply
TVDD_3V3 Power Supply
3V3 Power Supply Section 1V8 Power Supply Section
Misc 3V3
Internal resistor
Locate close to LLC pin Ground Test Points 3
1IN
2
GND
3
OUT
F8
EMC_FILTER
3IN
1
GND
2
OUT
U7
ADP3338-3.3V
+C116
220uF
+C124
33uF
VCC3V3
VCC_5V
+C122
33uF
+C115
220uF
1IN
2
GND
3
OUT
F4
EMC_FILTER
3IN
1
GND
2
OUT
U17
ADP3338-5V
D50
J14-2 J14-1
GND1
GND2
GND3
GND4
GND5
GND6
GND7
GND8
1IN
2
GND
3
OUT
F1
EMC_FILTER
+C69
220uF
+C71
33uF
AVDD
1IN
2
GND
3
OUT
F3
EMC_FILTER
4.7nF +C75
33uF
CVDD
1IN
2
GND
3
OUT
F5
EMC_FILTER
+C76
220uF
+C77
33uF
DVDD
1IN
2
GND
3
OUT
F6
EMC_FILTER
+C78
220uF
+C79
33uF
DVDDIO
1IN
2
GND
3
OUT
F7
EMC_FILTER
+C83
33uF
PVDD
1IN
2
GND
3
OUT
F9
EMC_FILTER
+C90
33uF
TVDD
SE_PWR
n/a
R22 10K
+C2
1000uF
+C3
22uF
1EN 2VIN 3GND
4
VOUT
5ADJ/EF
U2
NCP5662DS18R4G
R48 100K
C125
470nF
D4 D5 D6 D2
C73
0.1uF
C81
0.1uF
C88
0.1uF
C118
0.1uF
C159
0.1uF
C161
0.1uF
1EN 2VIN 3GND
4
VOUT
5ADJ/EF
U3
NCP5662DS33R4G
D1
G
S
D
Q20
BSS84LT1G
R80 10K R86 20K
R87 100K
D3
GND9
PWRDNB
R1
100K
12
L1
330UH
D7
VCC_3V3
NON_DUT_POWER
NON_DUT_POWER
VCC_5V
AVIO_POWER_7.5V
GND
GNDGND GNDGND
GND
GND GND
AVDD_1V8
GND GND
CVDD_1V8
DVDD_1V8
GND GNDGND
GND GNDGND
DVDDIO_3V3
PVDD_1V8
GNDGND
GND GND
TVDD_3V3
HDMI_D_5V
1V8_EN
1V8_EN
HDMI_C_5V HDMI_B_5V HDMI_A_5V
GND
GND
GND
PWRDNB
GND
GND
GND
GND
GND
GND
GND
GND GND GND GND
GND
GND
GND GNDGND GND
GND
VCC_5V EDID_PWR