Daewoo DLT-26C2, DLT-26C3, DLT-32C1, User manual

CONTENT
1. Safety Precaution ----------------------------------------------------- 1
2. Product Specification ----------------------------------------------- 2
2-1. Specification ----------------------------------------------------- 2
2-2. Available Input Signal ---------------------------------------- 3
3. Block Diagram --------------------------------------------------------- 4
3-1. Signal Block Diagram ---------------------------------------- 4
3-2. Power Tree ------------------------------------------------------- 5
4. Description of Each Block ----------------------------------------- 6
5. Service Mode -------------------------------------------------------- 11
6. Trouble Shooting --------------------------------------------------- 14
7. Software Upgrade --------------------------------------------------- 26
8. Schematic Diagram-------------------------------------------------- 35
9. Printed Circuit Board ----------------------------------------------- 42
10. Mechanical Exploded Diagram -------------------------------- 44
11. Part list----------------------------------------------------------------- 48

1. Safety Precautions
(1) When moving or laying down a LCD Set, please deal with care. Avoid any impact towards
the LCD Set.
(2) Do not leave the broken LCD Set on for a long time. To prevent any further damages, after
check the broken Set˅s condition, make sure to turn the power (AC) off.
(3) When opening the BACK COVER, turn off the power (AC) to prevent electric shock.
(4) When loosening screws, check the connecting position and type of the screw. Sort out the
screws and store them separately. Because screws holding PCB are working as electric
circuit GROUNDING, make sure to check if any screw is missing when assembling.
(5) A LCD Set contain different kind of connector cables. When connecting or disconnecting
connector cables, check the direction and position of the cable beforehand.
(6) When disconnecting connectors, unplug the connectors slowly with care.
(7) Connectors are designed so that if the number of pins or the direction does not match,
connectors will not fit. When having problem in plugging the connectors, make sure to check
their kind, position, and direction.
TGXGT

2.Product Specification
2-1. Specification
MODEL DLT-26C2/C3, DLT-32C1/C2/C3, DLT-37C3
CHASSIS SL-230T
COUNTRY EUROPE
TV SYSTEM
(ANALOG)
Receiving system PAL B/G, D/K, I/I,
SECAM B/G, D/K, L/L’, NTSC(AV)
Sound transmission FM MONO, 2-CARRIER, NICAM stereo
Memory channel 99CH
TV SYSTEM
(DIGITAL) Tuning system DVB-T
Decoding method MHEG-5(UK)
INPUT
RF 75OHM COAXIAL
SCART Full Scart × 1, Half Scart × 1
RCA 1
S-VIDEO 1
COMPONENT 1
PC RGB D-SUB(15pin) × 1
PC AUDIO 3.5mm Mini-Jack
HDMI 1
CI SLOT PCMCIA × 1
RS232C D-SUB(9pin) × 1
OUTPUT Monitor-out 1
Headphone 3.5mm Mini-Jack
SPDIF output Optical sensor × 1
SOUND
OUTPUT 10W + 10W, 8ȍ
LCD PANEL
DLT-26CDLT-32C DLT-37C3
Screen size 26" 32" 37"
Aspect ratio 16:9 16:9 16:9
Resolution 1366 × 768 1366 × 768 1366 × 768
Pixel pitch 0.4215mm 0.51075mm 0.600mm
Contrast ratio 1000:1 1200:1 800:1 1200:1 800:1
Viewing angle 170/170(H/V) 170/170(H/V) 170/170(H/V) 170/170(H/V) 178/178(H/V)
Panel maker AUO SEC AUO SEC LPL
Power
Consumption Max. 130W 100W 150W 160W 160W
Power source 100~240V, 50/60HZ
Dimension
(W × H × D)
DLT-26C2 812 × 502.7 × 240 mm
DLT-26C3 674 × 550 × 240 mm
DLT-32C1/C3 806 × 628.5 × 240 mm
DLT-32C2 944 × 575 × 240 mm
DLT-37C3 940 × 720 × 328.5 mm
TGYGT

2-2. Available Input Signal
Resolution V-freq Component PC HDMI Standard
640 × 480 60HZ X O O VESA Standard
72HZ X O X VESA Standard
75HZ X O O VESA Standard
800 × 600 60HZ X O O VESA Standard
72HZ X O X VESA Standard
75HZ X O O VESA Standard
1024 × 768 60HZ X O O VESA Standard
70HZ X O X VESA Standard
75HZ X O O VESA Standard
1360 × 768 60HZ X O O VESA Standard
720 × 480i 60HZ O X X
720 × 480P 60HZ O X O
720 × 576i 50HZ O X O
720 × 576P 50HZ O X O
1280 × 720P 50HZ O X O
60HZ O X O
1920 × 1080i 50HZ O X O
60HZ O X O
TGZGT

HDMI Decoder
MST3383M
(IC401)
TV
RF TUNER
Analog
IF IC
TDA9886T
(IC506)
EEPROM
24LC32
(IC503)
SW IC
4052
(IC705)
SDRAM (16M)
K4S281632F
(I101)
FLASH(8M)
S29JL064H70T
F100 (I103)
MPEG
Decoder
MDE9518
(I100)
INVE-
RTER
zjs
Tz~
zkh
Tz~
py
rlY
{k
ym
Oj}izP
zjhy{XOysP
zujGz~
wjOo}P
oktpOo}P
thpuGOyP
thpuGOsP SOUND AMP
TDA8931T(IC604)
SOUND AMP
TDA8931T(IC603)
zwlhrly
zwlhrly
yk
zjs
zkh
sjk
vu
k
Gyni
_
jsr
Y
SDRAM Interface
VCT6973P (IC501)
Analog
Video
Decoder
MICOM
SOUND PROCESSOR
De-
inter
lacer
&
Mem
ory
Scaler
LVDS
TTX&
CAPTION
SDRAM (16M)
K4S281632F
(I102)
zjhy{X
Oj}izP
zjhy{Y
Oj}izP
yjh
Oj}izP
z}oz
OSjP
k}iT{
OSjP
zjhy{X
OySnSiSmzP
jvtw
OwwP
wjG
OyniP
3X8 RGB
Decoder
oktpG
OY[P
656 in
Decoder
zjhy{YOysP
k}iT{OysP
yjhOysP
SW IC
4052
(IC701)
wjOysP
jvtwOysP
zv|ukG
z~
thpu
OysP
oUw
OysP
zjhy{X
OysP zwkpm
Analog
Video
Decoder
zjhy{X
Oj}izGP
CPU
Digital
IF IC
DRX3975
(I300)
pmRST
pm
zjs
Ttk
zkh
Ttk
yk
{k
I/O
HDMI
Jack
slk
kG
zOXXP
n
i|z
n
i|z
k
h
kG
zOXXP
zkhzjs
zkh
Ttk
zjs
Ttk
oktpGh|kU
GGGOZP
B+
Switching
IC (I202)
zjs
T\}
zkh
T\}
zv|ukGz~
zujGz~
zVz~Y
zVz~X
owpk
zkh
Tky
zjs
Tky
SW IC
4053
(IC301)
rlX
tjs tkh
HDCP-
WRITER
24WC08
(IC402)
EDID
24LC22A
(IC403)
oktpzjs
oktpzkh
oktpzjs
oktpzkh
zujGz~
s
ooktp
wj
tvkl
zv|ukG
z~
s
owj
jvtw
tvkl
pYjGz~
pYjGz~
zkh
Tky
zjs
Tky
zjs
zkh
SMPS
pYjGz~
s
ohuhsvn
kpnp{hs
tvkl
wv~lyGvu
wv~lyGvu
jhisl
sjk
vu
k
pYW[pYWZ
pYWX
pYWY
TG[GT

pj]WZ
O{kh_`
ZX{P
pj]W[
O{kh_`
ZX{P
TG\GT

4. DESCRIPTION OF AV PART
1. IC501 (VCT6973G-FA)
: IC family of high-quality single chip TV processors
AUDIO
- Sound IF input
- FM Stereo Radio and RDS/RBDS
- Multistandard TV-sound demodulation
All A2/NICAM standard
BTSC/SAP with DBX
EIA-J
- Baseband sound processing for loudspeaker channel
Volume, bass, treble, loudness, balance
Spatial effect
Micronas BASS
SRS WOW
SRS Trusurround XT
TG]GT

Lipsync function
CONTROLLER
- High-performance 8-bit microcontroller, 8051 compatible
- Up to 512kbyte in system program Flash
- WST, PDC, VPS, and WSS acquisition
- Close caption and V-chip acquisition
- Up to 10 page on chip teletext memory
- Up to 1000pages with internal memory
- Up to 30 GPIO
VIDEO
- CVBS, S-VHS, YCbCr and RGB inputs
- HDTV YPbPr and RGB inputs
- Linedoubling with vertical detail enhancement (without internal memory)
- State of the art motion adaptive up conversion (without internal memory)
- 4H adaptive comb filter for PAL/NTSC (without internal memory)
- 3D comb filter for PAL/NTSC
- Internal SDR RAM interface
- Powerful horizontal and vertical scaling inclusive nonlinear horizontal scaling
“panorama vision”
- Picture adaptive image improvement
(DCE, LSE, CTI, LTI, SCE, NCE)
PANEL CONTROL
- LVDS output (dual channel)
- Digital RGB out 3X10 bit single channel or 2X3X8bit dual channel
- 6 free programmable panel control signals (PCS)
- Backlight modulation
2. IC401 (MST3383M) – HDMI DECODER
- Highly integrated HDMI interface for 25~170MHz pixel rate
- Compatible with VGA through UXGA RGB graphics signals,
TG^GT

and component TV, DTV and HDTV
- One DVI/HDMI single link input
- HDMI 1.0 compliant
- Smart sync detection with HSYNC, VSYNC and DE period report
HDMI INTERFACE
- 25~170MHz operation
- Support High Definition Multimedia Interface – HDMI 1.0
- Support High bandwidth Digital Content Protection – HDCP 1.0
- Backward compatible to DVI 1.0
- Support up to 25-meter cable
- Support encrypted video contents
- Support authentication of video receiver with decryption of encoded
data at the receiver
Digital Audio Output Interface
- Support 2-channel serial audio output
- Support S/PDIF digital audio output
- Support audio sample rates of 32~192kHz, with a sample size of 16~24 bits
TG_GT

Digital Video Output Interface
- Support color space conversion and sRGB
- Support 24-bit 4:4:4 YCbCr/RGB output formats
- Support 16-bit 4:2:2 YCbCr output formats(ITU.601)
- Support 8-bit 4:2:2 YCbCr output formats(ITU.656)
3. I100 (MDE9518D) – MPEG DECODER
- Single-chip digital-TV DVB decoder, including transport stream demultiplexer,
Embedded descrambler, MPEG audio, and video decoder
- Decodes FTA(Free-To-Air), CA(Conditional Access), and DVB-scrambled
Broadcasts
- Full DVB support, as well as SDTV resolution of ATSC standard
- Two transport stream inputs
- MP@ML (main profile at main level) MPEG-2 video input with bit rates up to
15Mbps
- Decoding of MPEG audio bit stream, support of PCM formats, S/PDIF audio output
- Embedded 32-bit RISC processor (Lexra LX-4280)
- High performance 2D graphics accelerator
- Integrated audio and video DACs
- Support of 4 graphics/video layers (background, video, PIP or subtitle, graphics)
- Video resolution up to full CCIR:
NTSC : 720X480@ 30 fps (interlace)
PAL : 720X576 @ 25 fps (interlace)
- Digital ITU.656 and RGB output
- Single external SDRAM memory(16/32bit)
- Control interface for 2CI modules, 2XI2C, 1UART/Modem, SSC, 1xSmartCard,
up to 64 GPIO
- Remote, “over-the-air” download of executable code
TG`GT