Motorola PowerQUICC II MPC8280 Series User manual

MPC8280RM
3/2004, Rev. 0
MPC8280 PowerQUICC II™ Family
Reference Manu
al
Supports MPC8270
MPC8275
MPC8280
Freescale Semiconductor, I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
nc...

HOW TO REACH US:
USA/EUROPE/LOCATIONS NOT LISTED:
Motorola Literature Distribution
P.O. Box 5405, Denver, Colorado 80217
1-480-768-2130
[phone]
JAPAN:
Motorola Japan Ltd.
SPS, Technical Information Center
3-20-1, Minami-Azabu Minato-ku
Tokyo 106-8573 Japan
81-3-3440-3569
ASIA/PACIFIC:
Motorola Semiconductors H.K. Ltd.
Silicon Harbour Centre, 2 Dai King Street
Tai Po Industrial Estate, Tai Po, N.T., Hong Kong
852-26668334
TECHNICAL INFORMATION CENTER:
[phone]
HOME PAGE:
www.motorola.com/semiconductors
Motorolaand the Stylized M Logo are registeredin theU.S.Patentand TrademarkOffice.digital
dna is a trademark of Motorola, Inc. The described product contains a PowerPC processor
core. The PowerPC name is a trademark of IBM Corp. and used under license. All other product
or service names are the property of their respective owners. Motorola, Inc. is an Equal
Opportunity/Affirmative Action Employer.
© Motorola, Inc. 2004
Information in this document is provided solely to enable system and software implementers to use
Motorola products. There are no express or implied copyright licenses granted hereunder to design
or fabricate any integrated circuits or integrated circuits based on the information in this document.
Motorola reserves the right to make changes without further notice to any products herein.
Motorola makes no warranty, representation or guarantee regarding the suitability of its products
for any particular purpose, nor does Motorola assume any liability arising out of the application or
use of any product or circuit, and specifically disclaims any and all liability, including without
limitation consequential or incidental damages. “Typical” parameters which may be provided in
Motorola data sheets and/or specifications can and do vary in different applications and actual
performance may vary over time. All operating parameters, including “Typicals” must be validated
for each customer application by customer’s technical experts. Motorola does not convey any
license under its patent rights nor the rights of others. Motorola products are not designed,
intended, or authorized for use as components in systems intended for surgical implant into the
body, or other applications intended to support or sustain life, or for any other application in which
the failure of the Motorola product could create a situation where personal injury or death may
occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized
application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries,
affiliates, and distributors harmless against all claims, costs, damages, and expenses, and
reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death
associated with such unintended or unauthorized use, even if such claim alleges that Motorola was
negligent regarding the design or manufacture of the part.
Freescale Semiconductor, I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
nc...

Part I—Overview I
Overview 1
G2_LE Core 2
Memory Map 3
Part II—Configuration and Reset II
System Interface Unit (SIU) 4
Reset 5
Part III—The Hardware Interface III
External Signals 6
60x Signals 7
The 60x Bus 8
PCI Bridge 9
Clocks and Power Control 10
Memory Controller 11
Secondary (L2) Cache Support 12
IEEE 1149.1 Test Access Port 13
Freescale Semiconductor, I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
nc...

I Part I—Overview
1Overview
2G2_LE Core
3Memory Map
II 1Part II—Configuration and Reset
4System Interface Unit (SIU)
5Reset
III Part III—The Hardware Interface
6External Signals
760x Signals
8The 60x Bus
9PCI Bridge
10 Clocks and Power Control
11 Memory Controller
12 Secondary (L2) Cache Support
13 IEEE 1149.1 Test Access Port
Freescale Semiconductor, I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
nc...

Part IV—Communications Processor Module IV
Communications Processor Module Overview 14
Serial Interface with Time-Slot Assigner 15
CPM Multiplexing 16
Baud-Rate Generators (BRGs) 17
Timers 18
SDMA Channels and IDMA Emulation 19
Serial Communications Controllers (SCCs) 20
SCC UART Mode 21
SCC HDLC Mode 22
SCC BISYNC Mode 23
SCC Transparent Mode 24
SCC Ethernet Mode 25
SCC AppleTalk Mode 26
Universal Serial Bus Controller 27
Serial Management Controllers (SMCs) 28
Multi-Channel Controllers (MCCs) 29
Fast Communications Controllers (FCCs) 30
ATM Controller and AAL0, AAL1, and AAL5 31
ATM AAL1 Circuit Emulation Service 32
ATM AAL2 33
Inverse Multiplexing for ATM (IMA) 34
ATM Transmission Convergence Layer 35
Fast Ethernet Controller 36
FCC HDLC Controller 37
FCC Transparent Controller 38
Serial Peripheral Interface (SPI) 39
I2C Controller 40
Parallel I/O Ports 41
Register Quick Reference Guide A
Revision History B
Glossary GLO
Index IND
Freescale Semiconductor, I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
nc...

IV Part IV—Communications Processor Module
14 Communications Processor Module Overview
15 Serial Interface with Time-Slot Assigner
16 CPM Multiplexing
17 Baud-Rate Generators (BRGs)
18 Timers
19 SDMA Channels and IDMA Emulation
20 Serial Communications Controllers (SCCs)
21 SCC UART Mode
22 SCC HDLC Mode
23 SCC BISYNC Mode
24 SCC Transparent Mode
25 SCC Ethernet Mode
26 SCC AppleTalk Mode
27 Universal Serial Bus Controller
28 Serial Management Controllers (SMCs)
29 Multi-Channel Controllers (MCCs)
30 Fast Communications Controllers (FCCs)
31 ATM Controller and AAL0, AAL1, and AAL5
32 ATM AAL1 Circuit Emulation Service
33 ATM AAL2
34 Inverse Multiplexing for ATM (IMA)
35 ATM Transmission Convergence Layer
36 Fast Ethernet Controller
37 FCC HDLC Controller
38 FCC Transparent Controller
39 Serial Peripheral Interface (SPI)
40 I2C Controller
41 Parallel I/O Ports
ARegister Quick Reference Guide
BRevision History
GLO Glossary
IND Index
Freescale Semiconductor, I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
nc...

Contents
Section
Number Title Page Number
MOTOROLA Contents vii
Contents
Paragraph
Number Title Page Number
Contents
About This Book
Before Using this Manual—Important Note .................................................... lxxxi
Audience........................................................................................................... lxxxi
Organization..................................................................................................... lxxxii
Suggested Reading........................................................................................... lxxxv
MPC82xx Documentation ....................................................................... lxxxv
Architecture Documentation.................................................................... lxxxv
Conventions .................................................................................................... lxxxvi
Acronyms and Abbreviations ........................................................................ lxxxvii
PowerPC Architecture Terminology Conventions.................................................xc
Part I
Overview
Intended Audience................................................................................................I-1
Contents ................................................................................................................I-1
Conventions ..........................................................................................................I-1
Acronyms and Abbreviations ...............................................................................I-2
Chapter 1
Overview
1.1 Features................................................................................................................ 1-1
1.2 Architecture Overview......................................................................................... 1-6
1.2.1 G2_LE Core..................................................................................................... 1-7
1.2.2 System Interface Unit (SIU)............................................................................ 1-7
1.2.3 Communications Processor Module (CPM).................................................... 1-8
1.3 Software Compatibility Issues............................................................................. 1-9
1.3.1 Signals.............................................................................................................. 1-9
1.4 Differences between MPC860 and MPC8280................................................... 1-10
1.5 Serial Protocol Table.......................................................................................... 1-11
1.6 MPC8280 Configurations.................................................................................. 1-11
1.6.1 Pin Configurations......................................................................................... 1-12
Freescale Semiconductor, I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
nc...

Contents
Paragraph
Number Title Page Number
viii MPC8280 PowerQUICC II Family Reference Manual MOTOROLA
1.6.2 Serial Performance......................................................................................... 1-12
1.7 Application Examples........................................................................................ 1-13
1.7.1 Communication Systems ............................................................................... 1-13
1.7.1.1 Remote Access Server............................................................................... 1-14
1.7.1.2 Regional Office Router.............................................................................. 1-15
1.7.1.3 LAN-to-WAN Bridge Router .................................................................... 1-15
1.7.1.4 Cellular Base Station ................................................................................. 1-16
1.7.1.5 Telecommunications Switch Controller .................................................... 1-17
1.7.1.6 SONET Transmission Controller............................................................... 1-18
1.7.2 Bus Configurations........................................................................................ 1-18
1.7.2.1 Basic System.............................................................................................. 1-19
1.7.2.2 High-Performance Communication........................................................... 1-20
1.7.2.3 High-Performance System Microprocessor............................................... 1-21
1.7.2.4 PCI............................................................................................................. 1-22
1.7.2.5 PCI with 155-Mbps ATM..........................................................................1-23
1.7.2.6 The MPC8280 as PCI Agent ..................................................................... 1-24
Chapter 2
G2_LE Core
2.1 Overview.............................................................................................................. 2-1
2.2 G2_LE Core Features .........................................................................................2-3
2.2.1 Instruction Unit................................................................................................ 2-5
2.2.2 Instruction Queue and Dispatch Unit............................................................... 2-6
2.2.3 Branch Processing Unit (BPU)........................................................................2-6
2.2.4 Independent Execution Units...........................................................................2-7
2.2.4.1 Integer Unit (IU).......................................................................................... 2-7
2.2.4.2 Floating-Point Unit (FPU)........................................................................... 2-7
2.2.4.3 Load/Store Unit (LSU)................................................................................ 2-7
2.2.4.4 System Register Unit (SRU)........................................................................ 2-8
2.2.5 Completion Unit .............................................................................................. 2-8
2.2.6 Memory Subsystem Support............................................................................ 2-8
2.2.6.1 Memory Management Units (MMUs)......................................................... 2-9
2.2.6.2 Cache Units.................................................................................................. 2-9
2.3 Programming Model............................................................................................ 2-9
2.3.1 Register Set...................................................................................................... 2-9
2.3.1.1 PowerPC Register Set................................................................................ 2-10
2.3.1.2 MPC8280-Specific Registers..................................................................... 2-12
2.3.1.2.1 Hardware Implementation-Dependent Register 0 (HID0) ....................2-12
2.3.1.2.2 Hardware Implementation-Dependent Register 1 (HID1) ....................2-15
2.3.1.2.3 Hardware Implementation-Dependent Register 2 (HID2) ....................2-15
2.3.1.2.4 Processor Version Register (PVR)......................................................... 2-16
Freescale Semiconductor, I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
nc...

Contents
Paragraph
Number Title Page Number
MOTOROLA Contents ix
2.3.2 PowerPC Instruction Set and Addressing Modes.......................................... 2-16
2.3.2.1 Calculating Effective Addresses................................................................2-16
2.3.2.2 PowerPC Instruction Set............................................................................ 2-17
2.3.2.3 MPC8280 Implementation-Specific Instruction Set.................................. 2-19
2.4 Cache Implementation ....................................................................................... 2-19
2.4.1 PowerPC Cache Model.................................................................................. 2-19
2.4.2 MPC8280 Implementation-Specific Cache Implementation......................... 2-19
2.4.2.1 Data Cache................................................................................................. 2-20
2.4.2.2 Instruction Cache....................................................................................... 2-21
2.4.2.3 Cache Locking........................................................................................... 2-22
2.4.2.3.1 Entire Cache Locking............................................................................ 2-22
2.4.2.3.2 Way Locking.......................................................................................... 2-22
2.5 Exception Model................................................................................................ 2-22
2.5.1 PowerPC Exception Model............................................................................ 2-23
2.5.2 Implementation-Specific Exception Model................................................... 2-24
2.6 Memory Management........................................................................................ 2-27
2.6.1 PowerPC Memory Management.................................................................... 2-27
2.6.2 Implementation-Specific MMU Features...................................................... 2-27
2.7 Instruction Timing.............................................................................................. 2-28
2.8 Differences Between the MPC8280 G2_LE
Embedded Core and the MPC603e................................................................ 2-29
Chapter 3
Memory Map
Part II
Configuration and Reset
Intended Audience...............................................................................................II-1
Contents ...............................................................................................................II-1
Suggested Reading...............................................................................................II-1
Conventions .........................................................................................................II-1
Acronyms and Abbreviations ..............................................................................II-2
Chapter 4
System Interface Unit (SIU)
4.1 System Configuration and Protection.................................................................. 4-2
4.1.1 Bus Monitor..................................................................................................... 4-4
4.1.2 Timers Clock.................................................................................................... 4-4
4.1.3 Time Counter (TMCNT).................................................................................. 4-5
Freescale Semiconductor, I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
nc...

Contents
Paragraph
Number Title Page Number
xMPC8280 PowerQUICC II Family Reference Manual MOTOROLA
4.1.4 Periodic Interrupt Timer (PIT)......................................................................... 4-5
4.1.5 Software Watchdog Timer............................................................................... 4-6
4.2 Interrupt Controller.............................................................................................. 4-8
4.2.1 Interrupt Configuration.................................................................................... 4-8
4.2.1.1 Machine Check Interrupt........................................................................... 4-10
4.2.1.2 INT Interrupt.............................................................................................. 4-10
4.2.2 Interrupt Source Priorities.............................................................................. 4-11
4.2.2.1 SCC, FCC, and MCC Relative Priority..................................................... 4-13
4.2.2.2 PIT, TMCNT, PCI, and IRQ Relative Priority ..........................................4-14
4.2.2.3 Highest Priority Interrupt........................................................................... 4-14
4.2.3 Masking Interrupt Sources............................................................................. 4-14
4.2.4 Interrupt Vector Generation and Calculation................................................. 4-15
4.2.4.1 Port C External Interrupts.......................................................................... 4-17
4.3 Programming Model.......................................................................................... 4-18
4.3.1 Interrupt Controller Registers........................................................................ 4-18
4.3.1.1 SIU Interrupt Configuration Register (SICR)............................................ 4-18
4.3.1.2 SIU Interrupt Priority Register (SIPRR).................................................... 4-19
4.3.1.3 CPM Interrupt Priority Registers (SCPRR_H and SCPRR_L)................. 4-20
4.3.1.4 SIU Interrupt Pending Registers (SIPNR_H and SIPNR_L) ....................4-22
4.3.1.5 SIU Interrupt Mask Registers (SIMR_H and SIMR_L)............................ 4-23
4.3.1.6 SIU Interrupt Vector Register (SIVEC)..................................................... 4-25
4.3.1.7 SIU External Interrupt Control Register (SIEXR)..................................... 4-26
4.3.2 System Configuration and Protection Registers............................................ 4-27
4.3.2.1 Bus Configuration Register (BCR)............................................................ 4-27
4.3.2.2 60x Bus Arbiter Configuration Register (PPC_ACR)............................... 4-30
4.3.2.3 60x Bus Arbitration-Level Registers (PPC_ALRH/PPC_ALRL)............. 4-31
4.3.2.4 Local Bus Arbiter Configuration Register (LCL_ACR) ........................... 4-32
4.3.2.5 Local Bus Arbitration Level Registers (LCL_ALRH and LCL_ACRL).. 4-33
4.3.2.6 SIU Module Configuration Register (SIUMCR)....................................... 4-34
4.3.2.7 Internal Memory Map Register (IMMR)................................................... 4-37
4.3.2.8 System Protection Control Register (SYPCR).......................................... 4-38
4.3.2.9 Software Service Register (SWSR)........................................................... 4-39
4.3.2.10 60x Bus Transfer Error Status and Control Register 1 (TESCR1)............ 4-40
4.3.2.11 60x Bus Transfer Error Status and Control Register 2 (TESCR2)............ 4-42
4.3.2.12 Local Bus Transfer Error Status and Control Register 1 (L_TESCR1)..... 4-43
4.3.2.13 Local Bus Transfer Error Status and Control Register 2 (L_TESCR2)..... 4-44
4.3.2.14 Time Counter Status and Control Register (TMCNTSC).......................... 4-45
4.3.2.15 Time Counter Register (TMCNT)............................................................. 4-45
4.3.2.16 Time Counter Alarm Register (TMCNTAL).............................................4-46
4.3.3 Periodic Interrupt Registers........................................................................... 4-47
4.3.3.1 Periodic Interrupt Status and Control Register (PISCR)........................... 4-47
Freescale Semiconductor, I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
nc...

Contents
Paragraph
Number Title Page Number
MOTOROLA Contents xi
4.3.3.2 Periodic Interrupt Timer Count Register (PITC)....................................... 4-48
4.3.3.3 Periodic Interrupt Timer Register (PITR).................................................. 4-49
4.3.4 PCI Control Registers.................................................................................... 4-49
4.3.4.1 PCI Base Register (PCIBRx)..................................................................... 4-50
4.3.4.2 PCI Mask Register (PCIMSKx) ................................................................ 4-51
4.4 SIU Pin Multiplexing......................................................................................... 4-51
Chapter 5
Reset
5.1 Reset Causes ........................................................................................................ 5-1
5.1.1 Reset Actions................................................................................................... 5-2
5.1.2 Power-On Reset Flow...................................................................................... 5-2
5.1.3 HRESET Flow................................................................................................. 5-3
5.1.4 SRESET Flow.................................................................................................. 5-3
5.2 Reset Status Register (RSR) ................................................................................ 5-4
5.3 Reset Mode Register (RMR) ............................................................................... 5-5
5.4 Reset Configuration............................................................................................. 5-6
5.4.1 Hard Reset Configuration Word ...................................................................... 5-8
5.4.2 Hard Reset Configuration Examples ............................................................. 5-10
5.4.2.1 Single MPC8280 with Default Configuration........................................... 5-10
5.4.2.2 Single MPC8280 Configured from Boot EPROM.................................... 5-11
5.4.2.3 Multiple MPC8280s Configured from Boot EPROM............................... 5-11
5.4.2.4 Multiple MPC8280s in a System with No EPROM.................................. 5-13
Part III
The Hardware Interface
Intended Audience ............................................................................................. III-1
Contents ............................................................................................................. III-1
Suggested Reading............................................................................................. III-2
MPC82xx Documentation......................................................................... III-2
Conventions ....................................................................................................... III-2
Acronyms and Abbreviations ............................................................................ III-2
Chapter 6
External Signals
6.1 Functional Pinout................................................................................................. 6-1
6.2 Signal Descriptions.............................................................................................. 6-2
Freescale Semiconductor, I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
nc...

Contents
Paragraph
Number Title Page Number
xii MPC8280 PowerQUICC II Family Reference Manual MOTOROLA
Chapter 7
60x Signals
7.1 Signal Configuration............................................................................................ 7-2
7.2 Signal Descriptions.............................................................................................. 7-3
7.2.1 Address Bus Arbitration Signals...................................................................... 7-3
7.2.1.1 Bus Request (BR)—Output.........................................................................7-3
7.2.1.1.1 Address Bus Request (BR)—Output....................................................... 7-3
7.2.1.1.2 Address Bus Request (BR)—Input.......................................................... 7-4
7.2.1.2 Bus Grant (BG)............................................................................................ 7-4
7.2.1.2.1 Bus Grant (BG)—Input ........................................................................... 7-4
7.2.1.2.2 Bus Grant (BG)—Output......................................................................... 7-5
7.2.1.3 Address Bus Busy (ABB)............................................................................ 7-5
7.2.1.3.1 Address Bus Busy (ABB)—Output......................................................... 7-5
7.2.1.3.2 Address Bus Busy (ABB)—Input ........................................................... 7-6
7.2.2 Address Transfer Start Signal..........................................................................7-6
7.2.2.1 Transfer Start (TS)....................................................................................... 7-6
7.2.2.1.1 Transfer Start (TS)—Output.................................................................... 7-6
7.2.2.2 Transfer Start (TS)—Input........................................................................... 7-7
7.2.3 Address Transfer Signals................................................................................. 7-7
7.2.3.1 Address Bus (A[0–31])................................................................................ 7-7
7.2.3.1.1 Address Bus (A[0–31])—Output............................................................. 7-7
7.2.3.1.2 Address Bus (A[0–31])—Input ............................................................... 7-7
7.2.4 Address Transfer Attribute Signals.................................................................. 7-8
7.2.4.1 Transfer Type (TT[0–4]).............................................................................. 7-8
7.2.4.1.1 Transfer Type (TT[0–4])—Output........................................................... 7-8
7.2.4.1.2 Transfer Type (TT[0–4])—Input ............................................................. 7-8
7.2.4.2 Transfer Size (TSIZ[0–3]) ........................................................................... 7-8
7.2.4.3 Transfer Burst (TBST)................................................................................. 7-9
7.2.4.4 Global (GBL)............................................................................................... 7-9
7.2.4.4.1 Global (GBL)—Output............................................................................ 7-9
7.2.4.4.2 Global (GBL)—Input .............................................................................. 7-9
7.2.4.5 Caching-Inhibited (CI)—Output ...............................................................7-10
7.2.4.6 Write-Through (WT)—Output .................................................................. 7-10
7.2.5 Address Transfer Termination Signals........................................................... 7-10
7.2.5.1 Address Acknowledge (AACK)................................................................ 7-10
7.2.5.1.1 Address Acknowledge (AACK)—Output............................................. 7-10
7.2.5.1.2 Address Acknowledge (AACK)—Input ............................................... 7-11
7.2.5.2 Address Retry (ARTRY)............................................................................ 7-11
7.2.5.2.1 Address Retry (ARTRY)—Output ........................................................ 7-11
7.2.5.2.2 Address Retry (ARTRY)—Input........................................................... 7-12
7.2.6 Data Bus Arbitration Signals......................................................................... 7-12
Freescale Semiconductor, I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
nc...

Contents
Paragraph
Number Title Page Number
MOTOROLA Contents xiii
7.2.6.1 Data Bus Grant (DBG) ..............................................................................7-12
7.2.6.1.1 Data Bus Grant (DBG)—Input.............................................................. 7-13
7.2.6.1.2 Data Bus Grant (DBG)—Output........................................................... 7-13
7.2.6.2 Data Bus Busy (DBB) ............................................................................... 7-13
7.2.6.2.1 Data Bus Busy (DBB)—Output ............................................................ 7-13
7.2.6.2.2 Data Bus Busy (DBB)—Input............................................................... 7-14
7.2.7 Data Transfer Signals..................................................................................... 7-14
7.2.7.1 Data Bus (D[0–63]) ................................................................................... 7-14
7.2.7.1.1 Data Bus (D[0–63])—Output................................................................ 7-14
7.2.7.1.2 Data Bus (D[0–63])—Input................................................................... 7-15
7.2.7.2 Data Bus Parity (DP[0–7]).........................................................................7-15
7.2.7.2.1 Data Bus Parity (DP[0–7])—Output ..................................................... 7-15
7.2.7.2.2 Data Bus Parity (DP[0–7])—Input........................................................ 7-16
7.2.8 Data Transfer Termination Signals................................................................ 7-16
7.2.8.1 Transfer Acknowledge (TA)...................................................................... 7-16
7.2.8.1.1 Transfer Acknowledge (TA)—Input ..................................................... 7-17
7.2.8.1.2 Transfer Acknowledge (TA)—Output................................................... 7-17
7.2.8.2 Transfer Error Acknowledge (TEA).......................................................... 7-18
7.2.8.2.1 Transfer Error Acknowledge (TEA)—Input ......................................... 7-18
7.2.8.2.2 Transfer Error Acknowledge (TEA)—Output....................................... 7-18
7.2.8.3 Partial Data Valid Indication (PSDVAL)................................................... 7-19
7.2.8.3.1 Partial Data Valid (PSDVAL)—Input.................................................... 7-19
7.2.8.3.2 Partial Data Valid (PSDVAL)—Output................................................. 7-20
Chapter 8
The 60x Bus
8.1 Terminology......................................................................................................... 8-1
8.2 Bus Configuration................................................................................................ 8-2
8.2.1 Single-MPC8280 Bus Mode............................................................................ 8-2
8.2.2 60x-Compatible Bus Mode.............................................................................. 8-3
8.3 60x Bus Protocol Overview.................................................................................8-4
8.3.1 Arbitration Phase ............................................................................................. 8-6
8.3.2 Address Pipelining and Split-Bus Transactions............................................... 8-7
8.4 Address Tenure Operations.................................................................................. 8-7
8.4.1 Address Arbitration.......................................................................................... 8-7
8.4.2 Address Pipelining........................................................................................... 8-9
8.4.3 Address Transfer Attribute Signals................................................................ 8-10
8.4.3.1 Transfer Type Signal (TT[0–4]) Encoding ................................................ 8-10
8.4.3.2 Transfer Code Signals TC[0–2]................................................................. 8-13
8.4.3.3 TBST and TSIZ[0–3] Signals and Size of Transfer .................................. 8-13
8.4.3.4 Burst Ordering During Data Transfers ...................................................... 8-14
Freescale Semiconductor, I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
nc...

Contents
Paragraph
Number Title Page Number
xiv MPC8280 PowerQUICC II Family Reference Manual MOTOROLA
8.4.3.5 Effect of Alignment on Data Transfers...................................................... 8-15
8.4.3.6 Effect of Port Size on Data Transfers........................................................ 8-17
8.4.3.7 60x-Compatible Bus Mode—Size Calculation ......................................... 8-19
8.4.3.8 Extended Transfer Mode ........................................................................... 8-20
8.4.4 Address Transfer Termination ....................................................................... 8-23
8.4.4.1 Address Retried with ARTRY ................................................................... 8-23
8.4.4.2 Address Tenure Timing Configuration...................................................... 8-25
8.4.5 Pipeline Control............................................................................................. 8-26
8.5 Data Tenure Operations ..................................................................................... 8-26
8.5.1 Data Bus Arbitration...................................................................................... 8-26
8.5.2 Data Streaming Mode.................................................................................... 8-27
8.5.3 Data Bus Transfers and Normal Termination................................................ 8-27
8.5.4 Effect of ARTRY Assertion on Data Transfer and Arbitration .....................8-29
8.5.5 Port Size Data Bus Transfers and PSDVAL Termination.............................. 8-29
8.5.6 Data Bus Termination by Assertion of TEA.................................................. 8-30
8.6 Memory Coherency—MEI Protocol ................................................................. 8-31
8.7 Processor State Signals...................................................................................... 8-33
8.7.1 Support for the lwarx/stwcx. Instruction Pair............................................... 8-33
8.7.2 TLBISYNC Input .......................................................................................... 8-33
8.8 Little-Endian Mode............................................................................................ 8-33
Chapter 9
PCI Bridge
9.1 Signals.................................................................................................................. 9-3
9.2 Clocking............................................................................................................... 9-3
9.3 PCI Bridge Initialization......................................................................................9-3
9.4 SDMA Interface................................................................................................... 9-3
9.5 Interrupts from PCI Bridge.................................................................................. 9-4
9.6 60x Bus Arbitration Priority................................................................................ 9-4
9.7 60x Bus Masters...................................................................................................9-5
9.8 CompactPCI Hot Swap Specification Support.................................................... 9-5
9.9 PCI Interface........................................................................................................ 9-6
9.9.1 PCI Interface Operation................................................................................... 9-7
9.9.1.1 Bus Commands............................................................................................ 9-7
9.9.1.2 PCI Protocol Fundamentals......................................................................... 9-8
9.9.1.2.1 Basic Transfer Control............................................................................. 9-8
9.9.1.2.2 Addressing............................................................................................... 9-9
9.9.1.2.3 Byte Enable Signals............................................................................... 9-10
9.9.1.2.4 Bus Driving and Turnaround................................................................. 9-10
9.9.1.3 Bus Transactions........................................................................................ 9-10
9.9.1.3.1 Read and Write Transactions................................................................. 9-10
Freescale Semiconductor, I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
nc...

Contents
Paragraph
Number Title Page Number
MOTOROLA Contents xv
9.9.1.3.2 Transaction Termination........................................................................ 9-12
9.9.1.4 Other Bus Operations ................................................................................ 9-15
9.9.1.4.1 Device Selection.................................................................................... 9-15
9.9.1.4.2 Fast Back-to-Back Transactions............................................................ 9-15
9.9.1.4.3 Data Streaming ...................................................................................... 9-15
9.9.1.4.4 Host Mode Configuration Access.......................................................... 9-16
9.9.1.4.5 Agent Mode Configuration Access ....................................................... 9-18
9.9.1.4.6 Special Cycle Command .......................................................................9-18
9.9.1.4.7 Interrupt Acknowledge.......................................................................... 9-19
9.9.1.5 Error Functions.......................................................................................... 9-19
9.9.1.5.1 Parity...................................................................................................... 9-19
9.9.1.5.2 Error Reporting...................................................................................... 9-20
9.9.2 PCI Bus Arbitration.......................................................................................9-21
9.9.2.1 Bus Parking................................................................................................ 9-21
9.9.2.2 Arbitration Algorithm................................................................................ 9-22
9.9.2.3 Master Latency Timer................................................................................ 9-23
9.10 Address Map...................................................................................................... 9-23
9.10.1 Address Map Programming...........................................................................9-27
9.10.2 Address Translation ....................................................................................... 9-28
9.10.2.1 PCI Inbound Translation............................................................................9-28
9.10.2.2 PCI Outbound Translation.........................................................................9-29
9.10.3 SIU Registers................................................................................................. 9-30
9.11 Configuration Registers ..................................................................................... 9-30
9.11.1 Memory-Mapped Configuration Registers.................................................... 9-31
9.11.1.1 Message Unit (I2O) Registers.................................................................... 9-33
9.11.1.2 DMA Controller Registers......................................................................... 9-33
9.11.1.3 PCI Outbound Translation Address Registers (POTARx) ........................ 9-33
9.11.1.4 PCI Outbound Base Address Registers (POBARx) .................................. 9-34
9.11.1.5 PCI Outbound Comparison Mask Registers (POCMRx) ......................... 9-35
9.11.1.6 Discard Timer Control Register (PTCR) .................................................. 9-36
9.11.1.7 General Purpose Control Register (GPCR) .............................................. 9-37
9.11.1.8 PCI General Control Register (PCI_GCR) ............................................... 9-38
9.11.1.9 Error Status Register (ESR) ......................................................................9-39
9.11.1.10 Error Mask Register (EMR) .....................................................................9-40
9.11.1.11 Error Control Register (ECR) ...................................................................9-42
9.11.1.12 PCI Error Address Capture Register (PCI_EACR) .................................. 9-43
9.11.1.13 PCI Error Data Capture Register (PCI_EDCR) ........................................ 9-43
9.11.1.14 PCI Error Control Capture Register (PCI_ECCR) ................................... 9-44
9.11.1.15 PCI Inbound Translation Address Registers (PITARx) ............................ 9-45
9.11.1.16 PCI Inbound Base Address Registers (PIBARx) ...................................... 9-46
9.11.1.17 PCI Inbound Comparison Mask Registers (PICMRx) .............................. 9-47
Freescale Semiconductor, I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
nc...

Contents
Paragraph
Number Title Page Number
xvi MPC8280 PowerQUICC II Family Reference Manual MOTOROLA
9.11.2 PCI Bridge Configuration Registers ............................................................ 9-49
9.11.2.1 Vendor ID Register ................................................................................... 9-51
9.11.2.2 Device ID Register ................................................................................... 9-51
9.11.2.3 PCI Bus Command Register ..................................................................... 9-51
9.11.2.4 PCI Bus Status Register ............................................................................9-52
9.11.2.5 Revision ID Register ................................................................................. 9-54
9.11.2.6 PCI Bus Programming Interface Register ................................................ 9-54
9.11.2.7 Subclass Code Register ............................................................................. 9-55
9.11.2.8 PCI Bus Base Class Code Register ........................................................... 9-55
9.11.2.9 PCI Bus Cache Line Size Register ........................................................... 9-56
9.11.2.10 PCI Bus Latency Timer Register ..............................................................9-56
9.11.2.11 Header Type Register ............................................................................... 9-57
9.11.2.12 BIST Control Register .............................................................................. 9-57
9.11.2.13 PCI Bus Internal Memory-Mapped Registers Base Address Register
(PIMMRBAR) ...................................................................................... 9-57
9.11.2.14 General Purpose Local Access Base Address Registers (GPLABARx) .. 9-58
9.11.2.15 Subsystem Vendor ID Register ................................................................. 9-59
9.11.2.16 Subsystem Device ID Register ................................................................. 9-60
9.11.2.17 PCI Bus Capabilities Pointer Register ...................................................... 9-60
9.11.2.18 PCI Bus Interrupt Line Register ...............................................................9-61
9.11.2.19 PCI Bus Interrupt Pin Register .................................................................9-61
9.11.2.20 PCI Bus MIN GNT ................................................................................... 9-62
9.11.2.21 PCI Bus MAX LAT .................................................................................. 9-62
9.11.2.22 PCI Bus Function Register .......................................................................9-63
9.11.2.23 PCI Bus Arbiter Configuration Register ................................................... 9-64
9.11.2.24 PCI Hot Swap Register Block .................................................................. 9-65
9.11.2.25 PCI Hot Swap Control Status Register ..................................................... 9-65
9.11.2.26 PCI Configuration Register Access from the Core ................................... 9-66
9.11.2.27 PCI Configuration Register Access in Big-Endian Mode ........................ 9-66
9.11.2.27.1 Additional Information on Endianess ................................................... 9-67
9.11.2.27.2 Notes on GPCR[LE_MODE] ............................................................... 9-68
9.11.2.28 Initializing the PCI Configuration Registers ............................................ 9-69
9.12 Message Unit (I2O) ........................................................................................... 9-70
9.12.1 Message Registers.......................................................................................... 9-71
9.12.1.1 Inbound Message Registers (IMRx) ......................................................... 9-71
9.12.1.2 Outbound Message Registers (OMRx) ..................................................... 9-71
9.12.2 Door Bell Registers ....................................................................................... 9-72
9.12.2.1 Outbound Doorbell Register (ODR) .........................................................9-72
9.12.2.2 Inbound Doorbell Register (IDR) ............................................................. 9-73
9.12.3 I2O Unit ........................................................................................................ 9-74
9.12.3.1 PCI Configuration Identification ..............................................................9-75
Freescale Semiconductor, I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
nc...

Contents
Paragraph
Number Title Page Number
MOTOROLA Contents xvii
9.12.3.2 Inbound FIFOs .......................................................................................... 9-76
9.12.3.2.1 Inbound Free_FIFO Head Pointer Register (IFHPR) and
Inbound Free_FIFO Tail Pointer Register (IFTPR) ......................... 9-76
9.12.3.2.2 Inbound Post_FIFO Head Pointer Register (IPHPR) and
Inbound Post_FIFO Tail Pointer Register (IPTPR) .......................... 9-77
9.12.3.3 Outbound FIFOs ....................................................................................... 9-79
9.12.3.3.1 Outbound Free_FIFO Head Pointer Register (OFHPR) and
Outbound Free_FIFO Tail Pointer Register (OFTPR) ..................... 9-79
9.12.3.3.2 Outbound Post_FIFO Head Pointer Register (OPHPR) and
Outbound Post_FIFO Tail Pointer Register (OPTPR) ...................... 9-81
9.12.3.4 I2O Registers.............................................................................................. 9-83
9.12.3.4.1 Inbound FIFO Queue Port Register (IFQPR) ....................................... 9-83
9.12.3.4.2 Outbound FIFO Queue Port Register (OFQPR) ................................... 9-83
9.12.3.4.3 Outbound Message Interrupt Status Register (OMISR) ....................... 9-84
9.12.3.4.4 Outbound Message Interrupt Mask Register (OMIMR) ...................... 9-85
9.12.3.4.5 Inbound Message Interrupt Status Register (IMISR) ........................... 9-86
9.12.3.4.6 Inbound Message Interrupt Mask Register (IMIMR) ........................... 9-87
9.12.3.4.7 Messaging Unit Control Register (MUCR) .......................................... 9-88
9.12.3.4.8 Queue Base Address Register (QBAR) ................................................ 9-89
9.13 DMA Controller................................................................................................. 9-90
9.13.1 DMA Operation............................................................................................. 9-91
9.13.1.1 DMA Direct Mode..................................................................................... 9-92
9.13.1.2 DMA Chaining Mode................................................................................ 9-92
9.13.1.3 DMA Coherency........................................................................................ 9-93
9.13.1.4 Halt and Error Conditions.......................................................................... 9-93
9.13.1.5 DMA Transfer Types................................................................................. 9-93
9.13.1.6 DMA Registers.......................................................................................... 9-94
9.13.1.6.1 DMA Mode Registers 0–3 (DMAMRx) ............................................... 9-94
9.13.1.6.2 DMA Status Registers 0–3 (DMASRx) ................................................ 9-96
9.13.1.6.3 DMA Current Descriptor Address Registers 0–3 (DMACDARx) ....... 9-97
9.13.1.6.4 DMA Source Address Registers 0–3 (DMASARx) ............................. 9-98
9.13.1.6.5 DMA Destination Address Registers 0–3 (DMADARx) ..................... 9-99
9.13.1.6.6 DMA Byte Count Registers 0–3 (DMABCRx) .................................... 9-99
9.13.1.6.7 DMA Next Descriptor Address Registers 0–3 (DMANDARx) ......... 9-100
9.13.2 DMA Segment Descriptors.......................................................................... 9-101
9.13.2.1 Descriptor in Big-Endian Mode............................................................... 9-102
9.13.2.2 Descriptor in Little-Endian Mode............................................................ 9-103
9.14 Error Handling ................................................................................................. 9-103
9.14.1 Interrupt and Error Signals ..........................................................................9-104
9.14.1.1 PCI Bus Error Signals.............................................................................. 9-104
9.14.1.1.1 System Error (SERR) .......................................................................... 9-104
Freescale Semiconductor, I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
nc...

Contents
Paragraph
Number Title Page Number
xviii MPC8280 PowerQUICC II Family Reference Manual MOTOROLA
9.14.1.1.2 Parity Error (PERR)............................................................................. 9-104
9.14.1.1.3 Error Reporting.................................................................................... 9-104
9.14.1.2 Illegal Register Access Error................................................................... 9-105
9.14.1.3 PCI Interface............................................................................................ 9-105
9.14.1.3.1 Address Parity Error............................................................................ 9-105
9.14.1.3.2 Data Parity Error.................................................................................. 9-105
9.14.1.3.3 Master-Abort Transaction Termination ............................................... 9-106
9.14.1.3.4 Target-Abort Error............................................................................... 9-106
9.14.1.3.5 NMI ..................................................................................................... 9-106
9.14.1.4 Embedded Utilities .................................................................................. 9-107
9.14.1.4.1 Outbound Free Queue Overflow ......................................................... 9-107
9.14.1.4.2 Inbound Post Queue Overflow............................................................ 9-107
9.14.1.4.3 Inbound DoorBell Machine Check...................................................... 9-107
Chapter 10
Clocks and Power Control
10.1 MPC8280 Clock Block Diagram.......................................................................10-1
10.1.1 Main PLL....................................................................................................... 10-1
10.1.2 Core PLL........................................................................................................ 10-2
10.1.3 Skew Elimination........................................................................................... 10-2
10.1.4 Dividers.......................................................................................................... 10-2
10.1.5 Internal Clock Signals.................................................................................... 10-2
10.1.6 PCI Bridge as an Agent Operating from the PCI System Clock................... 10-4
10.1.7 PCI Bridge as a Host Generating the PCI System Clock .............................. 10-4
10.2 External Clock Inputs ........................................................................................ 10-5
10.3 PLL Pins ........................................................................................................... 10-5
10.4 System Clock Control Register (SCCR)............................................................ 10-6
10.5 System Clock Mode Register (SCMR).............................................................. 10-7
10.5.1 Core PLL Configurations............................................................................... 10-8
10.6 Clock Configuration Modes...............................................................................10-8
Chapter 11
Memory Controller
11.1 Features.............................................................................................................. 11-3
11.2 Basic Architecture.............................................................................................. 11-5
11.2.1 Address and Address Space Checking........................................................... 11-8
11.2.2 Page Hit Checking......................................................................................... 11-9
11.2.3 Error Checking and Correction (ECC) .......................................................... 11-9
11.2.4 Parity Generation and Checking.................................................................... 11-9
11.2.5 Transfer Error Acknowledge (TEA) Generation........................................... 11-9
Freescale Semiconductor, I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
nc...

Contents
Paragraph
Number Title Page Number
MOTOROLA Contents xix
11.2.6 Machine Check Interrupt (MCP) Generation .............................................. 11-10
11.2.7 Data Buffer Controls (BCTLxand LWR).................................................... 11-10
11.2.8 Atomic Bus Operation................................................................................. 11-10
11.2.9 Data Pipelining ............................................................................................11-11
11.2.10 External Memory Controller Support...........................................................11-11
11.2.11 External Address Latch Enable Signal (ALE)............................................. 11-12
11.2.12 ECC/Parity Byte Select (PBSE) .................................................................. 11-12
11.2.13 Partial Data Valid Indication (PSDVAL)..................................................... 11-12
11.2.14 BADDR[27:31] Signal Connections ........................................................... 11-13
11.3 Register Descriptions....................................................................................... 11-14
11.3.1 Base Registers (BRx)................................................................................... 11-14
11.3.2 Option Registers (ORx) ............................................................................... 11-16
11.3.3 60x SDRAM Mode Register (PSDMR)...................................................... 11-22
11.3.4 Local Bus SDRAM Mode Register (LSDMR)............................................ 11-25
11.3.5 Machine A/B/C Mode Registers (MxMR)................................................... 11-27
11.3.6 Memory Data Register (MDR).................................................................... 11-29
11.3.7 Memory Address Register (MAR) .............................................................. 11-30
11.3.8 60x Bus-Assigned UPM Refresh Timer (PURT)......................................... 11-31
11.3.9 Local Bus-Assigned UPM Refresh Timer (LURT)..................................... 11-31
11.3.10 60x Bus-Assigned SDRAM Refresh Timer (PSRT).................................... 11-32
11.3.11 Local Bus-Assigned SDRAM Refresh Timer (LSRT) ................................ 11-33
11.3.12 Memory Refresh Timer Prescaler Register (MPTPR)................................. 11-33
11.3.13 60x Bus Error Status and Control Registers (TESCRx) .............................. 11-34
11.3.14 Local Bus Error Status and Control Registers (L_TESCRx)....................... 11-34
11.4 SDRAM Machine ............................................................................................ 11-34
11.4.1 Supported SDRAM Configurations............................................................. 11-37
11.4.2 SDRAM Power-On Initialization ................................................................ 11-37
11.4.3 JEDEC-Standard SDRAM Interface Commands ........................................ 11-37
11.4.4 Page-Mode Support and Pipeline Accesses................................................. 11-38
11.4.5 Bank Interleaving ........................................................................................ 11-39
11.4.5.1 Using BNKSEL Signals in Single-MPC8280 Bus Mode........................ 11-39
11.4.5.2 SDRAM Address Multiplexing (SDAM and BSMA)............................. 11-40
11.4.6 SDRAM Device-Specific Parameters.......................................................... 11-40
11.4.6.1 Precharge-to-Activate Interval................................................................. 11-41
11.4.6.2 Activate to Read/Write Interval............................................................... 11-42
11.4.6.3 Column Address to First Data Out—CAS Latency................................. 11-43
11.4.6.4 Last Data Out to Precharge...................................................................... 11-43
11.4.6.5 Last Data In to Precharge—Write Recovery ........................................... 11-44
11.4.6.6 Refresh Recovery Interval (RFRC)......................................................... 11-44
11.4.6.7 External Address Multiplexing Signal..................................................... 11-45
11.4.6.8 External Address and Command Buffers (BUFCMD)............................ 11-45
Freescale Semiconductor, I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
nc...

Contents
Paragraph
Number Title Page Number
xx MPC8280 PowerQUICC II Family Reference Manual MOTOROLA
11.4.7 SDRAM Interface Timing ........................................................................... 11-46
11.4.8 SDRAM Read/Write Transactions............................................................... 11-49
11.4.9 SDRAM Mode-Set Command Timing........................................................ 11-50
11.4.10 SDRAM Refresh.......................................................................................... 11-50
11.4.11 SDRAM Refresh Timing............................................................................. 11-51
11.4.12 SDRAM Configuration Examples............................................................... 11-52
11.4.12.1 SDRAM Configuration Example (Page-Based Interleaving).................. 11-52
11.4.13 SDRAM Configuration Example (Bank-Based Interleaving)..................... 11-53
11.5 General-Purpose Chip-Select Machine (GPCM)............................................. 11-55
11.5.1 Timing Configuration .................................................................................. 11-56
11.5.1.1 Chip-Select Assertion Timing ................................................................. 11-57
11.5.1.2 Chip-Select and Write Enable Deassertion Timing................................. 11-58
11.5.1.3 Relaxed Timing........................................................................................ 11-59
11.5.1.4 Output Enable (OE) Timing .................................................................... 11-61
11.5.1.5 Programmable Wait State Configuration................................................. 11-62
11.5.1.6 Extended Hold Time on Read Accesses.................................................. 11-62
11.5.2 External Access Termination....................................................................... 11-65
11.5.3 Boot Chip-Select Operation......................................................................... 11-65
11.5.4 Differences Between the MPC8xx GPCM and MPC82xx GPCM.............. 11-66
11.6 User-Programmable Machines (UPMs)........................................................... 11-66
11.6.1 Requests....................................................................................................... 11-68
11.6.1.1 Memory Access Requests........................................................................ 11-69
11.6.1.2 UPM Refresh Timer Requests................................................................. 11-70
11.6.1.3 Software Requests—RUN Command....................................................... 11-71
11.6.1.4 Exception Requests.................................................................................. 11-71
11.6.2 Programming the UPMs .............................................................................. 11-71
11.6.3 Clock Timing ............................................................................................... 11-71
11.6.4 The RAM Array........................................................................................... 11-73
11.6.4.1 RAM Words............................................................................................. 11-74
11.6.4.1.1 Chip-Select Signals (CxTx) ................................................................. 11-78
11.6.4.1.2 Byte-Select Signals (BxTx) ................................................................. 11-79
11.6.4.1.3 General-Purpose Signals (GxTx, GOx) ............................................... 11-80
11.6.4.1.4 Loop Control........................................................................................ 11-80
11.6.4.1.5 Repeat Execution of Current RAM Word (REDO) ............................ 11-80
11.6.4.2 Address Multiplexing .............................................................................. 11-81
11.6.4.3 Data Valid and Data Sample Control....................................................... 11-82
11.6.4.4 Signals Negation...................................................................................... 11-82
11.6.4.5 The Wait Mechanism............................................................................... 11-83
11.6.4.6 Extended Hold Time on Read Accesses ................................................. 11-84
11.6.5 UPM DRAM Configuration Example......................................................... 11-84
11.6.6 Differences between the MPC8xx UPM and MPC82xx UPM.................... 11-85
Freescale Semiconductor, I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
nc...