NXP Semiconductors S32R274 User manual

S32R274/372 EVB User Guide
by : NXP Semiconductors
1.Introduction
This user guide details the setup and configuration of the
NXP S32R274/372 Evaluation Board (hereafter referred
to as the EVB). The EVB is intended to provide a
mechanism for easy customer evaluation of the S32Rxx
family of microprocessors, and to facilitate hardware and
software development.
At the time of writing this document, the S32Rxx family
form the basis of the RADAR specific 55nm devices. For
the latest product information, please speak to your NXP
representative or consult the S32Rxx at www.nxp.com.
The EVB is intended for bench / laboratory use and has
been designed using normal temperature specified
components (+70°C).
1.1. List of acronyms
Table 1 provides a list and description of acronyms used
throughout this document.
NXP Semiconductors
Document Number: S32R274/372EVBUG
User Guide
Rev. 0
,
08/2018
Contents
1. Introduction........................................................................1
1.1. List of Acronyms .................................................... 1
1.2. Modular Concept .................................................... 2
1.3. Daughter Card Availability..................................... 3
2. EVB Features.....................................................................3
3. Configuration.....................................................................5
3.1. Power Supply Configuration................................... 5
3.2. CAN Configuration................................................. 8
3.3. RS232 Configuration .............................................. 9
3.4. LIN Configuration ................................................ 10
3.5. FlexRAY Configuration........................................ 11
3.6. Ethernet Configuration.......................................... 12
3.7. Motherboard.......................................................... 12
4. Configuration –Daughter card.........................................14
4.1. MCU Power.......................................................... 15
4.2. Reset Circuit ......................................................... 17
4.3. MCU External Clock Circuit ................................ 18
4.4. JTAG .................................................................... 19
4.5. Nexus Aurora........................................................ 20
4.6. Serial Interprocessor Interface (SIPI).................... 20
4.7. Camera Serial Interface (MIPI-CSI2) ................... 21
4.8. Gigabit Ethernet.................................................... 21
4.9. CAN FD................................................................ 23
4.10. Test Points - Daughter Card.................................. 24
4.11. Configuring the Daughter Card for Standalone Use25
4.12. Configuring External VREG Mode....................... 25
4.13. Configuring Internal VREG Mode........................ 26
5. Board Interface Connector............................................... 27
6. Default Jumper Summary Table ...................................... 35
6.1. Default Jumper Table - Motherboard.................... 35
6.2. User Area.............................................................. 38
6.3. Known Issues........................................................ 38

Introduction
S32R274/372 EVB User Guide, Rev. 0, 08/2018
2NXP Semiconductors
Table 1. List of acronyms
Acronym
Description
1.25V_SR
Supply voltage from the 1.25 V switching regulator
3.3V_SR
Supply voltage from the 3.3 V switching regulator
5V_LR
Supply voltage from the 5.0 V linear regulator
5V_SR
Supply voltage from the 5.0 V switching regulator
ADC
Analog-to-Digital converter
RESET_B
External signal reset
EVB
Evaluation board
FEC
Fast ethernet controller module
GND
Ground
HV
High voltage (3.3 V and/or 5 V)
LED
Light emitting diode
LV
Low voltage (1.25 V)
MCU
Microcontroller
OSC
Oscillator
P12V
12 V EVB supply power domain
VREG_POR_B
Power-on reset
PWR
Power
RX
Receive
SIPI
Serial Interprocessor Interface
TBD
To be defined
TX
Transmit
VSS
Ground
1.2. Modular concept
For maximum flexibility and simplicity, the EVB has been designed as a modular development
platform. The EVB main board does not contain an MCU. Instead, the MCU is fitted to an MCU
daughter card (occasionally referred to as an adapter board). This approach means that the same EVB
platform can be used for multiple packages and MCU derivatives within the MPC57xx and further
families. High density connectors provide the interface between the EVB and MCU daughter cards as
shown in the diagram below. See section 3.7 for more details on the daughter cards and section 4.8 for
more details on the interface connectors.

EVB features
S32R274/372 EVB User Guide, Rev. 0, 08/2018
NXP Semiconductors 3
Figure 1. Modular concept –Mother board and MCU daughter card
Please consult the website at www.nxp.com or speak to your NXP representative for more details on the
availability of MCU daughter cards.
NOTE
For details on your specific daughter card, please consult the instructions
included with the daughter card.
The EVB is designed to use the motherboard and the daughter card in conjunction. However, it is
possible to use the daughter cards standalone.
1.3. Daughter card availability
A number of compatible daughter cards are available for the motherboard across a number of devices.
Table 2 gives an overview of daughter cards that can be used with MPC57xx motherboard and
associated devices, package sizes and part numbers.
Table 2. Daughter card overview
Daughter card number
Device
Package
Socket
Nexus
S32R274RRUEVB
S32R274
257BGA
Yes
Yes
S32R372RRSEVB
S32R372
257BGA
Yes
Yes
All daughter cards will be similar in design and concept. For details on the daughter cards please refer to
section 3.7. It should be noted that both daughtercards listed are the same physical board, but separate
part numbers exist in order to differentiate between the silicon part included in the box. Both S32R274
and S32R372 257BGA package devices are supported by either daughtercard part number as they are
pin compatible. Some features of the EVB are not supported by the S32R372 device however, please see
the S32R372 device reference manual for a full list of the differences between the devices.
2.EVB features
The EVB system consists of a motherboard and a daughter card, both with distinct features.
The mother board provides the following key features:
•Support provided for different MCUs by utilising MCU daughter cards

EVB features
S32R274/372 EVB User Guide, Rev. 0, 08/2018
4NXP Semiconductors
•Single 12 V external power supply input with four on-board regulators providing all of the
necessary EVB and MCU voltages; Power supplied to the EVB via a 2.1 mm barrel style power
jack or a 2-way level connector; 12 V operation allows in-car use if desired
•Master power switch and regulator status LEDs
•Two 240-way high-density daughter card expansion connectors allowing connection of the MCU
daughter card or a custom board for additional application specific circuitry
•All MCU signals readily accessible at a port-ordered group of 0.1” pitch headers
•RS232/SCI physical interface and standard DB9 female connector
•FlexRAY interface
•LINFlexD interface
•Two CAN interfaces, one configurable to be connected to one out of two CAN modules, and
one connected to a dedicated third CAN module
•Ethernet interface
•Variable resistor, driving between 5 V and ground
•Four user switches and four user LEDs, freely connectable
•Liberal scattering of GND test points (surface mount loops) placed throughout the EVB
The daughter cards provide the following features:
•MCU (soldered or through a socket)
•Flexible MCU clocking options allow provision of an external clock via SMA connector or 40
MHz EVB clock oscillator circuit. Solder pads on the daughter card allow selection between
these external clocks. SMA connectors (including differential clock input) on CLKIN signal for
easy access.
•User reset switch with reset status LED
•Standard 14-pin JTAG debug connector and 34-pin Nexus Aurora connector
•10-pin Serial Interprocessor Interface (SIPI) connector
•Gb Ethernet Physical interface IC, with RJ45 connector
•MIPI-CSI2 connector intended for use with Eagle MR3003 RADAR front end EVK (Evaluation
Kit)
•Liberal scattering of ground and test points (surface mount loops) placed throughout the EVB
NOTE
To alleviate confusion between jumpers and headers, all EVB jumpers are
implemented as 2 mm pitch whereas headers are 0.1 inch (2.54 mm). This
prevents inadvertently fitting a jumper to a header.
CAUTION
Before the EVB is used or power is applied, please fully read the
following sections on how to correctly configure the board. Failure to
correctly configure the board may cause irreparable component, MCU or
EVB damage.

Configuration
S32R274/372 EVB User Guide, Rev. 0, 08/2018
NXP Semiconductors 5
3.Configuration
This section details the configuration of each of the EVB functional blocks.
The EVB has been designed with ease of use in mind and has been segmented into functional blocks as
shown below. Detailed silkscreen legend has been used throughout the board to identify all switches,
jumpers and user connectors.
Figure 2. EVB functional blocks
3.1. Power supply configuration
The EVB requires an external power supply voltage of 12 V DC, minimum 1.5 A. This allows the EVB
to be easily used in a vehicle if required. The single input voltage is regulated on-board using three
switching regulators to provide the necessary EVB and MCU operating voltages of 5.0 V, 3.3 V and
1.25 V, and one 5 V linear regulator for the ADC supplies and references.

Configuration
S32R274/372 EVB User Guide, Rev. 0, 08/2018
6NXP Semiconductors
For flexibility there are two different power supply input connectors on the motherboard as detailed
below. There is also a power supply option on the daughter card to use the daughter card in standalone
mode. Refer to section 4.1.2 for details on the daughter card power input.
3.1.1. Motherboard powers supply connectors
2.1 mm Barrel Connector –P26:
Figure 3. 2.1 mm power connector
Screw Terminal Power Connector –P33:
This can be used to connect a bare wire lead to the EVB, typically from a laboratory power supply. The
polarisation of the connectors is clearly marked on the EVB (Pin 1 = +12 V). Care must be taken to
ensure correct connection.
Figure 4. Screw terminal power connector
3.1.2. Regulator power jumpers
There are four power regulator circuits on the MPC57xx motherboard that supply the required voltages
to operate the MCUs:

Configuration
S32R274/372 EVB User Guide, Rev. 0, 08/2018
NXP Semiconductors 7
•1.25V_SR: 1.25 V switching regulator to supply the core voltage
•5V_SR: 5 V switching regulator to supply the power management controller, I/O and peripherals
•3.3V_SR: 3.3 V switching regulator for Ethernet, FlexRAY, debug and I/O
•5V_LR: 5 V linear regulator for ADC supply and reference
All of the regulators have the option of being disabled/enabled if they are not required. By default
(jumpers are off), all of the switching regulators are enabled and the 5 V linear regulator is disabled. The
regulators can be enabled individually by the following jumper settings:
•Connecting J57 enables the 5 V linear regulator
•Disconnecting J58 enables the 5 V switching regulator
•Disconnecting J59 enables the 3.3 V switching regulator
•Disconnecting J60 enables the 1.25 V switching regulator
The regulators supply power to the daughter cards through the board connector. The individual selection
and configuration of the MCU supplies are done on the daughter cards.
NOTE
Not all the supported daughter card MCUs require all the supplies to be
switched on. Please refer to the individual daughter card user guide for
details.
3.1.3. Power switch, status LEDs and fuse
The main power switch (slide switch SW5) can be used to isolate the power supply input from the EVB
voltage regulators if required.
•Moving the slide switch to the right (away from connector P33) will turn the EVB on
•Moving the slide switch to the left (towards connector P33) will turn the EVB off
When power is applied to the EVB, four green power LEDs adjacent to the voltage regulators show the
presence of the supply voltages as follows:
•LED D9 –Indicates that the 5.0 V linear regulator is enabled and working correctly
•LED D11 –Indicates that the 5.0 V switching regulator is enabled and working correctly
•LED D12 –Indicates that the 3.3 V switching regulator is enabled and working correctly
•LED D13 –Indicates that the 1.25 V switching regulator is enabled and working correctly
If no LED is illuminated when power is applied to the EVB and the regulators are correctly enabled
using the appropriate jumpers, it is possible that either power switch SW5 is in the “OFF” position or
that the fuse F1 has blown. The fuse will blow if power is applied to the EVB in reverse-bias, where a
protection diode ensures that the main fuse blows rather than causing damage to the EVB circuitry. If
the fuse has blown, check the bias of your power supply connection then replace fuse F1 with a 20 mm
1.5 A fast blow fuse.

Configuration
S32R274/372 EVB User Guide, Rev. 0, 08/2018
8NXP Semiconductors
3.2. CAN configuration
The EVB has two NXP TJA1041T high speed CAN transceivers and two female standard DB9
connectors to provide physical CAN interfaces for the MCU.
The pinout of the DB9 connector (J2) is shown in the figure below.
Figure 5. CAN DB9 connector pinout
For flexibility, the CAN transceiver I/Os are also connected to two standard 0.1” connectors (P4 and P5)
at the top side of the PCB. The pin-out for these connectors is shown in the figure below.
Figure 6. CAN 3pin header interface connector
By default the CAN interfaces are not enabled. To enable the CAN interfaces the jumpers detailed in
Table 3 need to be placed.
Table 3. CAN control jumpers
Jumper
Label
Description
J23
CAN2_EN
PHY U2 configuration
1-2: WAKE to GND
3-4: STB to 5V
5-6: EN to 5V
J32
CAN2
1-2: PHY TX to MCU
3-4: PHY RX to MCU

Configuration
S32R274/372 EVB User Guide, Rev. 0, 08/2018
NXP Semiconductors 9
Jumper
Label
Description
J33
CAN-PWR
1-2: 5.0V_SR to PHY U2 VCC
3-4: 12V to PHY U2 VBAT
J34
-
PHY U2 signal out
1: ERR
2: INH
J21
CAN_EN
PHY U1 configuration
1-2: WAKE to GND
3-4: STB to 5V
5-6: EN to 5V
J35
CAN
1-2: 5.0V_SR to PHY U1 VCC
3-4: 12V to PHY U1 VBAT
J37
CAN
PHY U1 TX to MCU
1-2: TTCAN TX
2-3: MCAN1 TX
J38
-
PHY U1 RX to MCU
1-2: TTCAN RX
2-3: MCAN1 RX
J36
-
PHY U1 signal out
1: ERR
2: INH
3.3. RS232 configuration
Female DB9 connector J19 and MAX3221E RS232 transceiver device provide a physical RS232
interface, allowing a direct RS232 connection to a PC or terminal.
The pin-out of these connectors is detailed in Figure 7. Note that hardware flow control is not supported
on this implementation.
Figure 7. RS232 physical interface connector
On default the RS232 interface is not enabled. To enable the RS232 interface the user needs to place the
jumpers detailed in Table 4.

Configuration
S32R274/372 EVB User Guide, Rev. 0, 08/2018
10 NXP Semiconductors
Table 4. RS232 control jumpers
Jumper
Label
Description
J13
SCI TX
TX enable
J14
SCI RX
RX enable
J25
SCI_PWR
Transceiver power on
3.4. LIN configuration
The EVB is fitted with an NXP MC33661F LIN transceiver (U50) and two different style connectors: A
standard LIN Molex connector (J14) at the edge of the board and a standard 0.1" connector (P3).
The pin-out of the Molex connector J4 is shown in the figure below.
Figure 8. LIN Molex connector
For flexibility, the LIN transceiver is also connected to a standard 0.1” connector (P3) at the top side of
the PCB as shown in Figure 9. For ease of use, the 12V EVB supply is fed to pin1 of P3 and the LIN
transceiver power input to pin2. This allows the LIN transceiver to be powered directly from the EVB
supply by simply linking pins 1 and 2 of connector P3 using a 0.1" jumper shunt.
Figure 9. LIN 4pin header interface connector
By default the LIN interface is not enabled. To enable the LIN interface the jumpers detailed in Table 5
need to be placed.

Configuration
S32R274/372 EVB User Guide, Rev. 0, 08/2018
NXP Semiconductors 11
Table 5. LIN control jumpers
Jumper
Label
Description
J15
LIN_EN
LIN PHY (U50) enable
J16
LIN_RX
LIN RX enable
J17
LIN_TX
LIN TX enable
3.5. FlexRAY configuration
The EVB is fitted with two FlexRAY transceivers, a female DB9 connector (for both transceivers) and
two alternative connectors. Jumpers J27 and J30 are provided to route the respective MCU signals to the
physical interfaces.
The pin-out of the DB9 connector (J2) is shown in the figure below.
Figure 10. FlexRAY DB9 connector pinout
For flexibility, the FlexRAY transceiver is also connected to two FlexRAY connectors (P1 & P2) and
two 2pin Molex connectors (J1 & J3, not populated by default) at the top side of the EVB. Figure 11
shows the connections for both types of connectors.
Figure 11. FlexRAY alternative connector pin-outs

Configuration
S32R274/372 EVB User Guide, Rev. 0, 08/2018
12 NXP Semiconductors
By default the FlexRAY interface is not enabled. To enable the FlexRAY interface the jumpers detailed
in Table 6 need to be placed.
Table 6. FlexRAY control jumpers
Jumper
Label
Description
J29
FR_PWR
FlexRay transceiver VIO selection
1-2: 12 V to VBAT
3-4: 5V_SR to VCC and VBUF
5-6: 3.3V_SR to VIO
J27
FR_A
1-2: PHY U4 TX to MCU
3-4: PHY U4 TXEN to MCU
5-6: PHY U4 RX to MCU
J28
FR_A
PHY U4 configuration:
1-2: 3.3 V (VIO) to BGE
3-4: 3.3 V (VIO) to EN
5-6: 3.3 V (VIO) to STBY
7-8: GND to WAKE
J30
FR_B
1-2: PHY U5 TX to MCU
3-4: PHY U5 TXEN to MCU
5-6: PHY U5 RX to MCU
J31
FR_B
PHY U5 configuration:
1-2: 3.3 V (VIO) to BGE
3-4: 3.3 V (VIO) to EN
5-6: 3.3 V (VIO) to STBY
7-8: GND to WAKE
3.6. Ethernet configuration
The EVB is fitted with a standard RJ45 Ethernet connector (J7) and a DP83848C 10/100 Ethernet
transceiver (U6). This is however not used in conjunction with the S32R274RRUEVB daughter card
since it is fitted with its own Gb Ethernet physical interface and RJ45 connector. Refer to section 4 for
details.
3.7. Motherboard
A number of test points of different shape and functionality is scattered around the EVB to allow easy
access to MCU and reference signals. This section summarizes and describes the available test points.
Motherboard test points are listed and detailed in the table below.
Table 7. Test points - motherboard
Signal
TP name
Shape
Description
GND
GT1
Hook
Ground reference

Configuration
S32R274/372 EVB User Guide, Rev. 0, 08/2018
NXP Semiconductors 13
Signal
TP name
Shape
Description
GND
GT2
Hook
Ground reference
GND
GT3
Hook
Ground reference
GND
GT4
Hook
Ground reference
GND
GT5
Hook
Ground reference
GND
GT6
Hook
Ground reference
GND
GT7
Hook
Ground reference
GND
GT8
Hook
Ground reference
GND
GT9
Hook
Ground reference
GND
GT10
Hook
Ground reference
GND
GT11
Hook
Ground reference
1.25V_SR
JP1
User Area Pin
1.25V_SR reference
1.25V_SR
JP2
User Area Pin
1.25V_SR reference
1.25V_SR
JP3
User Area Pin
1.25V_SR reference
1.25V_SR
JP4
User Area Pin
1.25V_SR reference
3.3V_SR
JP5
User Area Pin
3.3V_SR reference
3.3V_SR
JP6
User Area Pin
3.3V_SR reference
3.3V_SR
JP7
User Area Pin
3.3V_SR reference
3.3V_SR
JP8
User Area Pin
3.3V_SR reference
5V_SR
JP9
User Area Pin
5V_SR reference
5V_SR
JP10
User Area Pin
5V_SR reference
5V_SR
JP11
User Area Pin
5V_SR reference
5V_SR
JP12
User Area Pin
5V_SR reference
GND
JP13
User Area Pin
Ground reference
GND
JP14
User Area Pin
Ground reference
GND
JP15
User Area Pin
Ground reference
GND
JP16
User Area Pin
Ground reference
5V_SR
TP15
Hook
5V_SR reference
5V_LR
TP14
Hook
5V_LR reference
3.3V_SR
TP16
Hook
3.3V_SR reference

Configuration –Daughter card
S32R274/372 EVB User Guide, Rev. 0, 08/2018
14 NXP Semiconductors
Signal
TP name
Shape
Description
1.25V_SR
TP17
Hook
1.25V_SR reference
FRA-INH2
TP5
Pad
FlexRAY
FRA-INH1
TP1
Pad
FlexRAY
FRA-ERRN
TP2
Pad
FlexRAY
FRA-RXEN
TP6
Pad
FlexRAY
FRB-INH2
TP7
Pad
FlexRAY
FRB-INH1
TP3
Pad
FlexRAY
FRB-ERRN
TP4
Pad
FlexRAY
FRB-RXEN
TP8
Pad
FlexRAY
FR_DBG0
TP10
Pad
FlexRAY debug0
FR_DBG1
TP11
Pad
FlexRAY debug1
FR_DBG2
TP12
Pad
FlexRAY debug2
FR_DBG3
TP13
Pad
FlexRAY debug3
FEC 25MHz
TP9
Pad
Ethernet clock
4.Configuration –Daughter card
This section details the configuration of each of the daughter card’s functional blocks.
The daughter card has been designed with ease of use in mind and has been segmented into functional
blocks as shown in Figure 12. Detailed silkscreen legend has been used throughout the board to identify
all switches, jumpers and user connectors.

Configuration –Daughter card
S32R274/372 EVB User Guide, Rev. 0, 08/2018
NXP Semiconductors 15
Figure 12. Daughter card - functional blocks
4.1. MCU power
4.1.1. Supply routing and jumpers
The different MCU supply inputs are connected to the regulators on the motherboard through the
interface connector. Figure 13 shows how the MCU power domains are connected to the regulators.

Configuration –Daughter card
S32R274/372 EVB User Guide, Rev. 0, 08/2018
16 NXP Semiconductors
Figure 13. Daughter card power distribution
The connection of any power domain to a regulator has to be enabled by a dedicated jumper as described
in the table below.
Table 8. MCU power selection jumpers
Jumper
Description
J5
Connects Digital HV supplies to 3.3V_SR
J2
Connects Digital LV supplies to 1.25V_SR
J7
Connects AFE Supply to 3.3V_LR via LDO
J3
Connects AFE Supply to 3.3V_SR via LDO
MCU Power
5 V
Switcher
3.3 V
Switcher
1.25 V
Switcher
5 V Linear
VBat
All LV Supplies
in External
Mode only
All Other Digital
HV Supplies
VDD_HV_REG3V8
VDD_HV_DAC
VDD_HV_RAW
LDO
From Mother Board
(Default Connection)
LDO
VDD_HV_ADCREF0/2
3V3_LR
LDO
3V3_LR
3V3_SR
3V3_SR
1V25
5 V
3.3 V
1.25V
From Daughter Card
J2
J5
J3
J7

Configuration –Daughter card
S32R274/372 EVB User Guide, Rev. 0, 08/2018
NXP Semiconductors 17
4.1.2. Daughter card standalone power input
A terminal power input is provided on the daughter card to enable use of the daughter card without the
motherboard.
The connections of the power terminal are detailed in the figure below.
Figure 14. Terminal power input connections
NOTE
The power terminal does not connect to the 5.0V_LR power rail which is
powered by the 5V linear regulator when used with the motherboard. This
rail is powering the VDD_HV_DAC (DAC supply), VDD_HV_RAW
(AFE supply) and VDD_HV_ADCREFxx (ADC reference voltage).
When using the daughter card standalone (without the motherboard) it is
required to connect the 5.0V_LR and the 5.0V_SR rail in order for the
microcontroller to come out of reset. Refer to section 4.11 for more
information.
4.2. Reset circuit
To enable standalone use the reset circuitry is placed on the daughter card. It consist of a reset switch
that is connected to RESET_B via a jumper, and an external voltage monitoring IC connected to
VREG_POR_B. The RESET_B signal is also connected to the signal RST-SW that is connected to the
mother board to reset peripherals. A yellow LED (D2) is used to indicated RESET_B reset situations,
and a red LED (D9) indicates VREG_POR_B reset situations.
The EVB reset circuit provides the following functionality:
The reset switch SW2 can be used to reset the MCU. The reset switch signal is connect to the MCU
reset signals RESET_B (through jumper J47) and the connection can be released by lifting the according
jumper. For normal operation leave jumper J47 populated. If external control of RESET_B is required
then connection of a control signal to pin 2 of J47 can be made. Pushing the reset switch will also reset
peripherals that are connected to the board reset signal signal RST-SW.
Since the S32R274 device offers both internal and external regulation modes this is configurable on the
daughtercard, and thus an external voltage monitoring IC (U18 –Linear Devices LTC2905) is utilised to
protect the device when in external regulation mode and the device low voltage detect (LVD)
mechanism is disabled. This circuit monitors the 1.25 V (core supply) and 3.3 V IO supply domain and

Configuration –Daughter card
S32R274/372 EVB User Guide, Rev. 0, 08/2018
18 NXP Semiconductors
will hold the device in reset via VREG_POR_B until these supplies are within the expected voltage
range. This circuit is active in both internal and external regulation schemes.
Figure 15. Voltage monitoring and reset circuit
Table 9. Reset circuit jumper settings
Jumper
Description
J47
Connect reset switch circuit to RESET_B pin
J48
Connect reset switch circuit to VREG_POR_B pin
4.3. MCU external clock circuit
In addition to the internal 16 MHz oscillator, the MCU can be clocked by different external sources. The
EVB system supports four possible MCU clock sources:
1. 40 MHz crystal Y3 (The MCU only has a 40 Mhz input)
2. External clock input to the EVB via the SMA connector (J20), driving the MCU EXTAL signal
3. External differential clock input to the EVB via SMA connectors (J20 & J22), driving MCU
EXTAL and XTAL with negative and positive clock signals respectively
4. External differential or single ended clock input to the EVB via the MIPI-CSI2 connector, for
use with the Eagle MR3003 RF front end board.
The clock circuitry for the daughter card is shown in Figure 16. Each source is selectable via the 0-ohm
links as shown, with crystal Y3 being the default factory option.

Configuration –Daughter card
S32R274/372 EVB User Guide, Rev. 0, 08/2018
NXP Semiconductors 19
Figure 16. 40MHz crystal circuit
4.4. JTAG
The EVB is fitted with 14-pin JTAG debug connector. The following diagram shows the 14-pin JTAG
connector pinout (0.1” keyed header).
Figure 17. JTAG connector pinout

Configuration –Daughter card
S32R274/372 EVB User Guide, Rev. 0, 08/2018
20 NXP Semiconductors
4.5. Nexus Aurora
Table 10 shows the pinout of the 34-pin Samtec connector for the S32R274.
Table 10. Aurora Trace connector pinout
Pin No
Function
Pin No
Function
1
TX0+
2
VREF
3
TX0-
4
TCK/TCKC/DRC
LK
5
VSS
6
TMS/TMSC/TxD
ataP
7
TX1+
8
TDI/TxDataN
9
TX1-
10
TDO/RxDataP
11
VSS
12
JCOMP/RxDataN
13
TX2+
14
EVTI1
15
TX2-
16
EVTI0
17
VSS
18
EVTO0
19
TX3+
20
VREG_POR_B
21
TX3-
22
RESET_B
23
VSS
24
VSS
25
TX4+1
26
CLK+
27
TX4+1
28
CLK-
29
VSS
30
VSS
31
TX5+1
32
EVTO1/RDY
33
TX5+1
34
N/C
GND
VSS
GND
VSS
4.6. Serial Interprocessor Interface (SIPI)
A dedicated SIPI interface connector is provided on the daughter card. For signal integrity the SIPI
signals are not routed to the mother board. Test points are provided on the signals so they can be
accessed if required to be used as a different function.
A 10 pin Samtec connector (J17: ERF8-005-05.0-LDV-L-TR) is used for the SIPI interface. The pin-out
of the connector is shown in Figure 18.