ON Semiconductor NB3N1200KMNGEVB User manual

©Semiconductor Components Industries, LLC, 2013
December, 2013 − Rev. 0 1Publication Order Number:
EVBUM2216/D
NB3N1200KMNGEVB,
NB3W1200LMNGEVB
NB3N1200K/NB3W1200L
Evaluation Board
User'sManual
Introduction
The NB3N1200KMNGEVB and the NB3W1200LMNG
EVB evaluation boards were developed with a common
PCB layout design to accommodate the NB3N1200K
(standard HCSL outputs) and the NB3W1200L (HCSL
Push-Pull outputs) devices. Each board comes fully
assembled and tested and is ready to evaluate in the lab. This
evaluation board was designed to provide a flexible and
convenient platform to quickly evaluate, characterize and
verify the operation of the NB3N1200K or NB3W1200L
devices. To minimize the board size, six differential outputs
are accessed with SMA connectors. The other six
differential outputs are loaded, terminated and can be
monitored with a high impedance probe as explained later in
the manual.
The NB3N1200K Evaluation Board schematic is the
same as the NB3W1200L schematic except the “1200L” has
some components depopulated (DNI) per the “1200L”
BOM.
•The NB3W1200LMNGEVB does not have RP resistors
installed on its differential Push-Pull outputs.
•The NB3W1200LMNGEVB does not have
FB_OUT/FB_OUT# resistors installed.
•The NB3W1200LMNGEVB does not have RREF
resistor R107 installed.
This manual should be used in conjunction with the device
datasheet which contains full technical details on the device
specifications and operation.
This evaluation board manual contains:
•Information on the NB3N1200K/NB3W1200L
Evaluation Board
•Assembly Instructions
•Test and Measurement Setup Procedures
•Board Schematic and Bill of Materials
Figure 1. NB3N1200KMNGEVB and NB3W1200LMNGEVB Evaluation Board
Top View Bottom View
http://onsemi.com
EVAL BOARD USER’S MANUAL

NB3N1200KMNGEVB, NB3W1200LMNGEVB
http://onsemi.com
2
QUICK START LAB SET-UP USER’S GUIDE
Pre-Power-Up
1. The NB3N1200K and NB3W1200L have positive
power supply pins VDD and VDDIO. Connect
power supply cables to VDD, VDDIO and GND
banana jacks; (do not turn power on, yet)
2. Connect a signal generator to the SMA connectors
for the CLK_IN & CLK_IN# inputs.
3. 50-ohm termination resistors are installed for
a signal generator on the board. Set appropriate
input signal levels; (HCSL input, VIL = 0 V,
VIH = 700 mV, Frequency 100 or 133.33 MHz)
4. Ensure the PWRGD/PWRDN# pin is in the Low
state before power up (PWRDN#). There is
a jumper on pin 6 to easily select between High
and Low. See Figure 8.
5. The 100M_133M# and HBW_BYPASS_LBW
pins need to be hardware selected with jumpers.
See Figures 4 and 7.
6. To monitor the DIF_n/DIF_n# outputs, connect the
DIF_n/DIF_n# outputs to the appropriate
oscilloscope.
Table 1. POWER SUPPLY CONNECTIONS
Device Pin
Power Supply Connector Power Supply
VDD 3.3 V
VDDIO 1.05 V to 3.3 V
GND 0V
Figure 2. Power Supply Connections
Dual Power Supplies
+3.3 V 0 V
VDD GN
D
+3.3 V
1.05 V to 3.3 V
1.05 V to 3.3 V
VDDIO
Single Power Supply
+3.3 V 0 V
VDD, VDDIO GND
+3.3 V
Figure 3. Typical Lab Test Set-Up
3.3 V 3.3 V 0 V
INb
IN
OscilloscopeSignal Generator
OUTb
OUT
Power -Up Sequence
1. Turn on power supply, 3.3 V (VDD & VDDIO).
2. Move PWRGD/PWRDN# jumper from Low to
logic High, PWRGD position.
3. Turn on the Differential Clock Signal for the
CLK_IN inputs. The differential Clock signal for
the CLK_IN inputs can be ON or active before or
after PWRGD is set HIGH.
4. Monitor DIF_n/DIF_n# outputs on oscilloscope.
Optional
Graphical User Interface (see page 7)
There is a stand-alone Graphical User Interface software
package and user’s manual that will interface with the DUT
via the USB connector.
1. Connect the USB port on the evaluation board to
a USB port on the PC via cable.
2. See the stand-alone GUI instructions document.
3. Allow Windows to install the necessary drivers for
the eval board USB interface hardware.
4. Start the GUI program.

NB3N1200KMNGEVB, NB3W1200LMNGEVB
http://onsemi.com
3
Power Supplies
Each VDD, VDDIO and GND power supply has
a separate side-launch banana jack located on bottom side.
This board is capable of measuring device IDD & IDDIO
separately.
Board Layer #2 = SMA Ground = Device GND = 0 V.
GND Banana Jack = negative power supply for
DUTGND and SMAGND.
Exposed Pad (EP): The exposed pad footprint on the
board is soldered to the exposed pad of the QFN-64
package, and is electrically connected to GND power
supply.
Board Layer #3 = VDD and VDDIO Power Supplies
VDD = positive power supply for core and inputs;
VDD/VDDA/VDDR (pins #1, 8, 24, 40, 57)
VDDIO = positive power supply for outputs; VDDIO
(pins #25, 32, 49, 56)
VDD & VDDIO have the power supply filtering per
datasheet by the banana jacks.
All VDD/VDDA/VDDR/VDDIO device pins have
a 0.1 mF bypass capacitor installed on top side next to
package pins.
Control Pins
Each control pin can be managed manually with a H/L
jumper header; H = VDD, L = GND.
Tri-Level Input Pins - HBW_BYPASS_LBW#, SA0 and SA1
The three tri-level input pins, HBW_BYPASS_LBW#,
SA0 and SA1, have selectable (with jumper) 4.7 k-ohm
pull-up to VDD and 4.7 k-ohm pull-down to GND resistors;
No jumper defaults to open/float.
•For a HIGH Level – Put Jumper to High
•For a LOW Level − Put Jumper to Low
•For a MID Level − Put Jumper to both High and Low;
this will Enable both Pull-up and Pull-down Resistors
HBW_BYPASS_LBW#
At J65 and J66 headers, there is a 4.7 kWpull-up to VDD
and a 4.7 kWpull-down resistor to GND for manual control.
See Figure 4.
SA0 & SA1
At J67 and J69 headers, there are 4.7 kWpull-ups to VDD
and at J68 and J70, there are 4.7 kWpull-down resistors to
GND for manual control. See Figure 5.
Figure 4. HBW_BYPASS_LBW# Schematic/PCB Configuration
HBW
VDD
J66
HBW LO
12
5
R57
4.7K
12
R58
4.7K
12
HBW HI
12 HBW_BYP_LBW
J65
Figure 5. SA0 & SA1 Schematic/PCB Configuration
SA0
SA1
VDD
VDD
J68
SA0 LO
12
J69
SA1 HI
12
SA0
11
SA1
14
R79
4.7K
12
R85
4.7K
12 J70
SA1 LO
12 R88
4.7K
12
R82
4.7K
12
J67
SA0 HI
12
GND
VDD
GND
VDD
SA0 SA1

NB3N1200KMNGEVB, NB3W1200LMNGEVB
http://onsemi.com
4
Control Pins (Continued)
OE_n# Pins (Output Enable/Disable Function)
Six of the twelve differential outputs that have metal
traces going to SMA connectors have OE_n# pins on the left
side of the board that can be controlled manually using the
convenient High/Low OE_n# jumpers. See Figure 6.
All twelve of the OE_n#s can be controlled individually/
automatically by using the software GUI. GUI control is
accomplished via the USB when the OE_n# jumper is
installed on the middle header position. See Figure 6.
Figure 6. OE_n# Pins Schematic/PCB Configuration
OE# OE#
VDD
J47
37
12
34
56
USB GUI
HI − Jumper to VDD
USB − Jumper to Mid
LO − Jumper to GND
100M_133M# - Frequency Selection (J55)
The 100M_133M# frequency selection pin can be
controlled manually with the High/Low header jumper J55,
H = 100 MHz, L = 133 MHz.
Figure 7. 100M_133M# Pin Schematic/PCB Configuration
VDD
4
J55
1
2
3
100M_133M_N
PWRGD/PWRDN# (J56)
The PWRGD/PWRDN# pin can be controlled manually
with the High/Low header jumper J56; H = PWRGD,
L = PWRDN#.
Figure 8. PWRGD/PWRDN# Pin Schematic/PCB Configuration
VDD
6
J56
1
2
3
PWRGD

NB3N1200KMNGEVB, NB3W1200LMNGEVB
http://onsemi.com
5
Differential Clock Inputs and Outputs
CLK_IN & CLK_IN# - Differential Clock Inputs
The differential Clock input traces, CLK_IN/CLK_IN#,
are equal length routed straight from the SMA connectors on
the left side directly to the DUT; there are no vias on metal
traces.
CLK_IN & CLK_IN# have resistor pads (R51 & R52) to
GND to terminate a signal generator, if used. 50-ohm
resistors are installed. Remove these resistors if CLK_IN
& CLK_IN# are driven by another IC device.
DIF_n and DIF_n# - Differential Outputs
NB3N1200KMNGEVB and NB3W1200LMNGEVB
were designed with a flexible PCB layout configuration to
measure the differential HCSL (1200K) or Push-Pull
(1200L) outputs with a 50-ohm scope head or
high-impedance FET probe. (See Output Layout in
Figures 8 and 9)
Six of the twelve differential outputs are designed to have
equal length metal traces from the device pins to the SMA
connectors.
The other six differential outputs have shortened metal
traces, do not have SMA connectors and can be observed
with a high-impedance probe on the metal pads provided.
Each DIF_n/DIF_n# output has a provision for CLoad;
2 pF capacitors are installed on all outputs.
Rs & Rp pads are located close to the DUT. Rs = 33-Wis
installed for both the NB3N1200K and NB3W1200L.
NB3N1200K (HCSL Outputs)
RP is not installed on the six output pair with long metal
traces to SMA connectors; Use 50-Wto GND of the
oscilloscope head for RP.
Rp is installed (50-Wto GND) on the short metal traces
without SMA connectors and will use Hi-Z probes.
NB3W1200L (Push-Pull Outputs)
Rp is not installed
Table 2. NB3N1200KMNGEVB AND NB3W1200LMNGEVB OUTPUT LOAD AND TERMINATION
VS. OSCILLOSCOPE MEASUREMENT
Device Output Traces Rs Rp CLoad Scope
1200K Long 33-WOpen (DNI) 2pF 50-W
1200K Short 33-W50-W2pF Hi-Z
1200L Long or Short 33-WOpen (DNI) 2pF Hi-Z
Figure 9. Differential Outputs Schematic/PCB Configuration: Long vs. Short Metal Traces
From: DUT Output
From: DUT Output
Rs Rp
Rs Rp
GND
GND CL CL is at SMA
Connector
Long Output Traces:
Use 50-WScope via SMA Connector
Short Output Traces:
Use High-Z Probe
DIF_5#
DIF_5
DIF_4#
DIF_4 DIF_4#
DIF_4
DIF_5#
DIF_5
D IF_4
D IF_5
DIF_N4
DIF_N5
OUT_N4
OUT4
OUT5
OUT_N5
R43
49.9
1 2
C9 2.0pF
12
PR6
R45
33
12
DIF_4 34
DIF_5 38
DIF_4# 35
DIF_5# 39 R47
12
TP19
J11 DIF_5
R125
0
12
TP20
J12 DIF_5#
C10 2.0pF
12
R33
33
12R35
49.9
12
C11 2.0pF
12 0
12
R37
33
12R39
49.9
1 2
R126
12
R46
0
12
1 2
R41
33
12
0
49.9 C12 2.0pF
R42
DIF_4
DIF_4#

NB3N1200KMNGEVB, NB3W1200LMNGEVB
http://onsemi.com
6
HCSL Output Measurement
HCSL outputs are typically terminated with 50-Wto
ground. Measuring HCSL outputs can be easily
accomplished by:
NB3N1200K (HCSL Outputs) − 50-WOscilloscope Head
With RPremoved from board, connect the HCSL outputs
through the SMA connectors to the 50-Winternal impedance
of the oscilloscope sampling head.
NB3N1200K (HCSL Outputs) − Use Hi-Z Probe
With RPinstalled, use a high-impedance probe on the
output’s metal trace. Holes for headers to connect to Hi-Z
probes are available, but the header pins are not installed.
•Single-ended Hi-Z probes or,
•Differential Hi-Z probe; (see layout below)
NB3W1200L (Push-Pull Outputs) − Use Hi-Z Probe
Rp is not installed
•A 0-Wseries resistor is installed between the end of the
transmission line and the SMA connector. This resistor
can be removed, if needed, to eliminate any SMA
impedance/stub when using Hi-Z probes.
•As a feature, an optional component can be installed on
each output, ie. additional capacitance loading etc.
The following figures describe the boards’ output
features:
Figure 10. Differential Outputs Schematic/PCB Configuration: Use Hi-Z Probe Scope for NB3W1200L
From: DUT Output
Ground Hi-Z probe
Optional component to Ground, if
needed, when shorted to output trace.
CLoad (2 pF), installed
Series R = 0-Winstalled
Short with 0-Wresistor for use
with Hi-Z probe; 0-Winstalled.
Misc. Pins
FB_OUT & FB_OUT# − External Termination
of Feedback Pins
FB_OUT & FB_OUT# have convenient “test point
anvils” to monitor these pins with Hi-Z probe.
NB3N1200K (HCSL):
Since the FB_OUT & FB_OUT# pins do not drive
transmission lines (no SMAs), the board layout has these
pins loaded/terminated at the DUT per datasheet; 83-Wto
GND is installed for the 100-Wboard.
NB3W1200L (Push-Pull):
FB_OUT & FB_OUT# resistors are not installed.
IREF Pin
NB3N1200K (HCSL):
The RREF resistor (R107) to GND for the HCSL output
part device.
RREF = 475-Wis installed for the 100-Wboard.
NB3W1200L (Push-Pull)
RREF is not installed for the NB3W1200L device.

NB3N1200KMNGEVB, NB3W1200LMNGEVB
http://onsemi.com
7
Graphical User Interface (GUI)
USB & I2C/SMBus Interface
The NB3N1200K EVB has an on-board I2C/SMBus
interface circuitry located in the upper left section of the
board.
This circuitry will interface with the software program
and the device via the SDA and SCL input pins, and can
control all twelve of the OE_n# pins, PLL Mode and
Frequency Select directly from the GUI.
SCL & SDA
The SMBus Clock (SCL) and Data (SDA) pins are
exercised through the on-board I2C interface.
In order to enable the I2C control of the DUT, header
jumpers J63 & J64 must be shorted.
The I2C/SMBus interface circuitry is powered separately
from the USB type-B connection and is isolated from device
VDD and VDDIO.
The SDA and SCL pins can also be externally accessed by
an off-board programmer, allowing other SMBus emulators
to be used to program the DUT. If used, remove both jumpers
J63 & J64. “Test-point anvils” TP5 & TP6 are available for
external control of the device with the use with mini-grabber
cables.
BOARD FEATURES
Single Board Design/Layout for NB3N1200K or
NB3W1200L:
•The single board design and layout accommodates the
electrical characterization of either the NB3N1200K
(standard HCSL outputs) or the NB3W1200L (HCSL
Push-Pull outputs).
•Incorporates on-board I2C/SMBus interface circuitry
powered from a USB connection, minimizing cabling.
•Convenient and compact board layout.
•3.3 V power supply device operation.
•Differential inputs/outputs signals are accessed via
SMA connectors or high impedance probes.
Other Board Features
There are no vias on the high-speed differential I/O metal
traces so as to eliminate via impedance and stub affects.
Board stand-offs are installed.
Board Layout
The NB3N1200K QFN-64 Evaluation Board provides
a high bandwidth, 50-Wcontrolled trace impedance
environment (100-Wline-to-line differential) and is
implemented in four layers.
•All layers are constructed with FR4 dielectric material.
•The first layer is the primary signal layer, including all
of the differential inputs and outputs.
•The second layer is the ground plane. It is dedicated for
the DUT ground/SMA ground plane.
•The third layer is dedicated as the power plane.
A portion of this 3rd layer is designated for the device
VDD and VDDIO power planes.
•The fourth layer contains control lines, power supply
banana jacks and device power pin bypass capacitors.
Layer Stack
•L1 (Top) Signal
•L2 Device Ground and SMA Ground
•L3 VDD, VDDIO (Separate Device Power Supplies)
•L4 (Bottom), Power Supply By-pass Capacitors,
Control Pin Traces and Banana Jacks
Figure 11. NB3N1200KMNGEVB and NB3W1200LMNGEVB Evaluation Board Layer Stack-Up

NB3N1200KMNGEVB, NB3W1200LMNGEVB
http://onsemi.com
8
NB3N1200K/NB3W1200L EVALUATION BOARD SCHEMATIC
Figure 12. NB3N1200KMNGEVB & NB3W1200LMNGEVB Board Schematic
VDD VDDR
V DDA
D IF0
SA0
DIF_
N0
D IF1 D IF2 D IF3 D IF4 D IF5 D IF6 D IF7 D IF8 D IF9
DIF10 DIF11 DIF_
N1
DIF_
N2
DIF_
N3
DIF_
N4
DIF_
N5
DIF_
N6
DIF_
N7
DIF_
N8
DIF_
N9
DI
F_N10
DI
F_N11
VDD
IO
CLK
IN
CLK
IN_N
OUT0 OUT_N0 OUT_N4
OUT_N2
OUT3 OUT_N3 OUT4
OUT5
OUT8 OUT_N8
OUT_N5 OUT1 OUT2 OUT_N6
OUT_N7
OUT6 OUT_N9
OUT7
OUT_N10 OUT9 OUT10
SA1
HBW
OUT_N1
OE_IO11 OE_
IO2
OE_
IO5
OE_
IO3
OE_
IO7
OE_
IO9
OE_IO10 OE_
IO0
OE_
IO1
OE_
IO4
OE_
IO6
OE_
IO8
OUT_N11 OUT11
VDD
VDD VDD
VDD VDD VDD VDD VDD VDD
VDD
VDD
SCL
SDA
OE_IO[0..11]
R50
0
1 2
R43
49.9
1 2
C9 2.0pF
1 2
R90
0
1 2
TP24
PR6
C23 2.0pF
1 2
J68
SA0 LO
1 2
R67
49.9
1 2
R29
33
1 2
J69
SA
1 HI
1 2
J66
HBW
LO
1 2
J44
1 2 3 4 5 6
C17 2.0pF
1 2
R121
0
1 2
J52
1 2 3 4 5 6
J20 DIF9#
R22
0
1 2
R91
49.9
1 2
C6 2.0pF
1 2
TP1
V DDA
R56
0
1 2
R95
33
1 2
R69
33
1 2
TP25
J3 DIF1
R45
33
1 2
C35
100nF
1 2
R96
0
1 2
R25
33
1 2
R94
2.2
1 2
U1 DNI NB3N1200K
DIF0 17
DIF1 21 DIF2 26 DIF3 30 DIF4 34
DIF538
DIF6 42 DIF7 46 DIF8 50 DIF9 54
DIF10 59
DIF11 63
DIF_N0 18 DIF_N1 22 DIF_N2 27 DIF_N3 31 DIF_N4 35 DIF_N5 39 DIF_N6 43 DIF_N7 47 DIF_N8 51 DIF_N9 55
DIF_N10 60
DIF_N11 64
FBOUT 16
FBOUT_N 15
OE_N0
19
OE_N1
20
OE_N2
28
OE_N3
29
OE_N4
36
OE_N5
37
OE_N6
44
OE_N7
45
OE_N8
52
OE_N9
53
OE_N10
61
OE_N11
62
GNDA
2GND 7GND
23 GND 33 GND 41 GND 48 GND 58
VDDA
1
VDDR
8
VDD
24
VDD
25 VDD 32
VDD
40
VDD
49 VDD 56
VDD
57
65
EP
CLKIN
9
CLKIN_N
10
SDA
12 SCL 13
IREF 3
100M_133M_N
4
HBW_BYP_LBW
5
PWRGD
6
SA0
11
SA1
14
PR7
R7
49.9
1 2
R27
49.9
1 2
R124
0
1 2
C27 10uF 10V
1 2
R79
4.7K
1 2
R47
49.9
1 2
C13 2.0pF
1 2
J21 DIF10
TP19
R85
4.7K
1 2
J48
1 2 3 4 5 6
J56 1
2 3
C18 2.0pF
1 2
J11 DIF5
R71
49.9
1 2
J4 DIF1#
C34
100nF
1 2
C26 2.0pF
1 2
97
49.9
1 2
R127
0
1 2
TP26
R99
33
1 2
R73
33
1 2
R125
0
1 2
J70
SA1 LO
1 2
R49
33
1 2
TP15
C14 2.0pF
1 2
R11
49.9
1 2
TP20
R9
33
1 2
J22 DIF10#
R131
0
1 2
C36
100nF
1 2
C19 2.0pF
1 2
J12 DIF5#
R31
49.9
1 2
R122
0
1 2
R129
0
1 2
C56
1uF
10V
1 2
R88
4.7K
1 2
J5 DIF2
R53
49.9
1 2
C30
100nF
1 2
R1
33
1 2
C7 2.0pF
1 2
C33 10uF 10V
1 2
+C22
10uF
10V
1 2
TP21
C15 2.0pF
1 2
R75
49.9
1 2
J60
VDDIO
TP14FBOUT
C10 2.0pF
1 2
C4 2.0pF
1 2
R101
49.9
1 2
R103
33
1 2
PR2
J13 DIF6
R77
33
1 2
C20 2.0pF
1 2
R55
33
1 2
R33
33
1 2
R108
82.5
1 2
J51
1 2 3 4 5 6
+C32
10uF
10V
1 2
PR10
J6 DIF2#
R13
33
1 2 R15
49.9
1 2
C1 2.0pF
1 2
C37
100nF
1 2
C8 2.0pF
1 2
R51
49.9
1 2
C29
100nF
1 2
J59
VDD
R35
49.9
1 2
FB2 600
1 2
TP16
TP13FBOUT#
C57
1uF
10V
1 2
R3
49.9
1 2
R59
49.9
1 2
TP22
PR3
C11 2.0pF
1 2
C31 2.0pF
1 2
J14 DIF6#
R109
82.5
1 2
R80
49.9
1 2
J43
1 2 3 4 5 6
PR11
R10
0
1 2
J61
GND
TP3 VDD
R105
49.9
1 2
J37
CLKIN
R83
33
1 2
R113
0
1 2
C25
100nF
1 2
R42
0
1 2
R61
33
1 2
R37
33
1 2
C2 2.0pF
1 2
TP4 VDD
IO
R17
33
1 2
C28
100nF
1 2
C3 2.0pF
1 2
R78
0
1 2
R19
49.9
1 2
C16 2.0pF
1 2
TP17
R128
0
1 2
C5 2.0pF
1 2
TP2 VD
DR
R39
49.9
1 2
R126
0
1 2
R14
0
1 2
R93
2.2
1 2
R63
49.9
1 2
R107
475
1 2
C21 2.0pF
1 2
R46
0
1 2
R132
0
1 2
R57
4.7K
1 2
J38
CLKIN#
R52
49.9
1 2
FB1 600
1 2
R86
49.9
1 2 R84
0
1 2
R130
0
1 2
TP23
R123
0
1 2
R82
4.7K
1 2
J47
1 2 3 4 5 6
R89
33
1 2
R65
33
1 2
J67
SA
0 HI
1 2
R58
4.7K
1 2
C24
100nF
1 2
C12 2.0pF
1 2
R41
33
1 2
R112
0
1 2
J19 DIF9
R21
33
1 2
J65 HBW
HI
1 2
J55 1
2 3
R18
0
1 2
R23
49.9
1 2
TP18
R5
33
1 2

NB3N1200KMNGEVB, NB3W1200LMNGEVB
http://onsemi.com
9
Figure 13. USB Circuitry Schematic
USB_DM USB_DP
USB_RST_N
USB_5V
OE_IO0
OE_IO1 OE_IO2 OE_IO3 OE_IO4 OE_IO5 OE_IO6 OE_IO7 OE_IO8 OE_IO9
OE_IO10 OE_IO11
3V3
3V3
3V3
3V3
3V3
3V3
3V3
SCL
SDA
OE_IO[0..11]
R120
2.2K
12
FB3
600
12
C47 100nF
1 2
R116 10K
1 2
U3 93LC46B
CS 1
DOUT 4
NC
6
GND
5DIN 3
CLK 2
NC
7VCC 8
TP12 GND
U2 FT2232H
TCK
16
TDI
17
TDO
18
TMS
19
GPIOL0
21
GPIOL1
22
GPIOL2
23
GPIOL3
24
BDBUS0
38 BDBUS1 39 BDBUS2 40 BDBUS3 41 BDBUS4 43 BDBUS5 44 BDBUS6 45 BDBUS7 46
BCBUS0
48 BCBUS1 52 BCBUS2 53 BCBUS3 54 BCBUS4 55 BCBUS5 57 BCBUS6 58 BCBUS7 59
VCCIO 20
VCCIO 31 VCCIO 42 VCCIO 56
VPLL 9
VPHY 4
AGND
10
VREGIN 50
VREGOUT 49
VCORE 12 VCORE 37 VCORE 64
DM 7
DP 8
GND
1GND 5GND
11 GND 15 GND 25 GND 35 GND 47 GND 51
TEST 13
EECS
63
EECLK
62
EEDATA
61
REF 6
RESET_N 14
SUSPEND_N 36
PWREN_N 60
OSCI 2
OSCO 3
GPIOH7
34 GPIOH6 33 GPIOH5 32 GPIOH4 30 GPIOH3 29 GPIOH2 28 GPIOH1 27 GPIOH0 26
J63 12
U4 NCP4586,3.3V
IN
1OUT 5
GND
2EN 3
NC 4
J64 12
C59
1uF
10V
1 2
C45 100nF
1 2
C39 100nF
1 2
C50
10nF
16V
1 2
FB4
600
12
C51
10pF
12
TP11 GND
C38
100nF
1 2
R110
10K
1 2
TP6 SDA
C55
1uF
10V
1 2
C40 100nF
1 2
C42
4.7uF
6.3V
1 2
TP5 SCL
C52 100nF
10V
1 2
C44 100nF
1 2
R117 10K
1 2
TP10 GND
C C
Y1 12 MHz
21 43
R115
12K
1%
1 2
D1
PACDN004
1
2 3
4
J62 USB
5
1 2 3 4
6
C46
4.7uF
6.3V
1 2
R118 10K
1 2
C53
10pF
1 2
R111
10K
1 2
TP8 3V3
C41
100nF
1 2
C49 100nF
1 2
C48
4.7uF
6.3V
1 2
TP9 GND
LED1
USB
1 2
R114
10K
1 2
C58 100nF
1 2
C43 100nF
1 2
R119 470
1 2
TP7 USB5V

NB3N1200KMNGEVB, NB3W1200LMNGEVB
http://onsemi.com
10
Table 3. BILL OF MATERIALS FOR THE NB3N1200KMNGEVB EVALUATION BOARD
Designator Qty. Description Value Tolerance Footprint Manufacturer Manufacturer
Part Number
Substi-
tution
Allowed Lead
Free
B1 1 PC Board,
Demo Board − − − − − − Yes
C1-C21, C23,
C26, C31 24 Capacitor 2.0 pF 12% 0402 TDK C1005C0G1H020C Yes Yes
C22, C32 2 Capacitor 10 mF10% 1206 Vishay TR3A106K010C2000 Yes Yes
C24, C25,
C2-C30,
C34-C41,
C43-C45, C47,
C49, C52, C58
20 Capacitor 100 nF 10% 0402 AVX 0402ZD104KAT2A Yes Yes
C27, C33 2 Capacitor 10 mF20% 0603 TDK C1608X5R1A106M Yes Yes
C42, C46, C48 3 Capacitor 4.7 mF20% 0402 TDK C1005X5R0J475M Yes Yes
C50 1 Capacitor 10 nF 10% 0402 AVX 0402YC103KAT2A Yes Yes
C51, C53 2 Capacitor 10 pF 5% 0402 Murata GRM1555C1H100JZ01D Yes Yes
C55-C57, C59 4 Capacitor 1mF20% 0402 Murata GRM155R61A105ME15D Yes Yes
D1 1 ESD
Suppressor
4 CHANNEL
PROTECTION
PACDN004 − SOT-143 ON Semiconductor PACDN004SR No Yes
FB1, FB2 2EMI Filter
Bead 600 W− 0603 Murata BLM18KG601SN1D Yes Yes
FB3, FB4 2EMI Filter
Bead 600 W25% 0402 Murata BLM15AG601SN1D Yes Yes
J3-J6, J11-J14,
J19-J22, J37,
J38
14 RF Connectors
PC END MT
JCK GLD
.062″
− − SMA_END_LA
UNCH_0.062″Johnson Components 142-0701-801 Yes Yes
J43, J44, J47,
J48, J51, J52 6 Header − − Header Thru-Hole 2 ×3 FCI 67996-206HLF Yes Yes
J56, J55 2 Header Header
3-pin −3-pin Header, thru-hole 0.1 3M 961103-6404-AR Yes Yes
J59 1 Banana Jack,
Thru-Hole,
Red
− − CON2_571-050
0_DELTRON Deltron 571-0500 Yes Yes
J60 1 Banana Jack,
Thru-Hole,
Yellow
− − CON2_571-050
0_DELTRON Deltron 571-0700 Yes Yes
J61 1 Banana Jack,
Thru-Hole,
Black
− − CON2_571-050
0_DELTRON Deltron 571-0100 Yes Yes
J62 1 CONN USB
TYPE B R/A
HORIZ SMD
− − SMT USB
Conn B On Shore Technology USB-B1SMHSW6 Yes Yes
J63-J70 8 Header Header
2-pin −2-pin Header, thru-hole 0.1 3M 961102-6404-AR Yes Yes
LED1 1 LED GREEN
CLEAR 0603
SMD
LED, Green −0603 LED Lite-On LTST-C190KGKT Yes Yes
M1-M8, M10,
M12, M14,
M17, M19,
M21, M23-M25
17 CONN
JUMPER
SHORTING
.100″GOLD
Shunt − 2.54 ×5.97
(mm) Sullins QPC02SXGN-RC Yes Yes
M9, M11, M13,
M15 4 STANDOFF 4-40
ALUMINUM
5/8″
Standoff,
4-40
1/4 ×5/8
− − Keystone 1808 Yes Yes
M16, M18,
M20, M22 4 Screw, 4-40 x 0.25,
PHP
− − − Building Fasteners PMS 440 0025 PH Yes Yes
R1,R5,R9, R13,
R17, R21, R25,
R29, R33, R37,
R41, R45, R49,
R55, R61, R65,
R69, R73, R77,
R83, R89, R95,
R99, R103
24 Resistor 33 W1% 0402 Panasonic ERJ-2RKF33R0X Yes Yes

NB3N1200KMNGEVB, NB3W1200LMNGEVB
http://onsemi.com
11
Table 3. BILL OF MATERIALS FOR THE NB3N1200KMNGEVB EVALUATION BOARD (continued)
Designator Lead
Free
Substi-
tution
Allowed
Manufacturer
Part Number
ManufacturerFootprintToleranceValueDescriptionQty.
R3, R7, R11,
R15, R19, R23,
R27, R31, R35,
R39, R43, R47,
R53, R59, R63,
R67, R71, R75,
R80, R86, R91,
R97, R101,
R105
24 Resistor 49.9 W1% 0402 Panasonic ERJ-2RKF49R9X Yes Yes
R10, R14, R18,
R22, R42, R46,
R50, R56, R78,
R84, R90, R96
12 Resistor 0WJumper 0402 Vishay CRCW04020000Z0ED Yes Yes
R51, R52 2 Resistor 49.9 W1% 0603 Panasonic ERJ-3EKF49R9V Yes Yes
R57, R58, R79,
R82, R85, R88 6 Resistor 4.7 kW5% 0603 Panasonic ERJ-3GEYJ472V Yes Yes
R94, R93 2 Resistor 2.2 W5% 0603 Panasonic ERJ-3GEYJ2R2V Yes Yes
R107 1 Resistor 475 W1% 0402 Panasonic ERJ-2RKF4750X Yes Yes
R108, R109 2 Resistor 82.5 W1% 0402 Panasonic ERJ-2RKF82R5X Yes Yes
R110, R111,
R114,
R116-R118
6 Resistor 10 kW5% 0402 Panasonic ERJ-2GEJ103X Yes Yes
R112, R113,
R121-R132 14 Resistor 0WJumper 0201 Panasonic ERJ-1GE0R00C Yes Yes
R115 1 Resistor 12 kW1% 0402 Panasonic ERJ-2RKF1202X Yes Yes
R119 1 Resistor 470 W5% 0402 Panasonic ERJ-2GEJ471X Yes Yes
R120 1 Resistor 2.2 kW5% 0402 Panasonic ERJ-2GEJ222X Yes Yes
TP1, TP2, TP3,
TP4, TP5, TP6,
TP13, TP14
8Test Point Test Point,
SMT − TP_5015_KEY STONE Keystone 5015 Yes Yes
U1 1 − NB3N1200K − 64-QFN 9 mm ON Semiconductor NB3W1200KMNG No Yes
U2 1 − FT2232H − 64-QFN FTDI FT2232HQ-REEL No Yes
U3 1 − 93LC46B − 8-TSSOP Microchip 93LC46BT-I/ST No Yes
U4 1 − NCP4586,
3.3 V − SOT-23-5 ON Semiconductor NCP4586DSN33T1G No Yes
Y1 1 − 12 MHz − 2.5 ×3.2 (mm)
SMT Abracon Corp ABM8G-12.000MHZ-4Y-T3 Yes Yes

NB3N1200KMNGEVB, NB3W1200LMNGEVB
http://onsemi.com
12
Table 4. BILL OF MATERIALS FOR THE NB3W1200LMNGEVB EVALUATION BOARD
Designator Qty. Description Value Tolerance Footprint Manufacturer Manufacturer
Part Number
Substi-
tution
Allowed Lead
Free
B1 1 PC Board,
Demo Board − − − − − − Yes
C1-C21, C23,
C26, C31 24 Capacitor 2.0 pF 12% 0402 TDK C1005C0G1H020C Yes Yes
C22, C32 2 Capacitor 10 mF10% 1206 Vishay TR3A106K010C2000 Yes Yes
C24, C25,
C28-C30,
C34-C41,
C43-C45, C47,
C49, C52, C58
20 Capacitor 100 nF 10% 0402 AVX 0402ZD104KAT2A Yes Yes
C27, C33 2 Capacitor 10 mF20% 0603 TDK C1608X5R1A106M Yes Yes
C42, C46, C48 3 Capacitor 4.7 mF20% 0402 TDK C1005X5R0J475M Yes Yes
C50 1 Capacitor 10 nF 10% 0402 AVX 0402YC103KAT2A Yes Yes
C51, C53 2 Capacitor 10 pF 5% 0402 Murata GRM1555C1H100JZ01D Yes Yes
C55-C57, C59 4 Capacitor 1mF20% 0402 Murata GRM155R61A105ME15D Yes Yes
D1 1 ESD
Suppressor
4 CHANNEL
PROTECTION
PACDN004 − SOT-143 ON Semiconductor PACDN004SR No Yes
FB1, FB2 2EMI Filter
Bead 600 W− 0603 Murata BLM18KG601SN1D Yes Yes
FB3, FB4 2EMI Filter
Bead 600 W25% 0402 Murata BLM15AG601SN1D Yes Yes
J3-J6, J11-J14,
J19-J22, J37,
J38
14 RF Connectors
PC END MT
JCK GLD
.062″
− − SMA_END_LA
UNCH_0.062″Johnson Components 142-0701-801 Yes Yes
J43, J44, J47,
J48, J51, J52 6 Header − − Header Thru-Hole 2 ×3FCI 67996-206HLF Yes Yes
J56, J55 2 Header Header
3-pin −3-pin Header, thru-hole 0.1 3M 961103-6404-AR Yes Yes
J59 1 Banana Jack,
Thru-Hole,
Red
− − CON2_571-050
0_DELTRON Deltron 571-0500 Yes Yes
J60 1 Banana Jack,
Thru-Hole,
Yellow
− − CON2_571-050
0_DELTRON Deltron 571-0700 Yes Yes
J61 1 Banana Jack,
Thru-Hole,
Black
− − CON2_571-050
0_DELTRON Deltron 571-0100 Yes Yes
J62 1 CONN USB
TYPE B R/A
HORIZ SMD
− − SMT USB
Conn B On Shore Technology USB-B1SMHSW6 Yes Yes
J63-J70 8 Header Header
2-pin −2-pin Header, thru-hole 0.1 3M 961102-6404-AR Yes Yes
LED1 1 LED GREEN
CLEAR 0603
SMD
LED, Green −0603 LED Lite-On LTST-C190KGKT Yes Yes
M1-M8, M10,
M12, M14,
M17, M19,
M21, M23-M25
17 CONN
JUMPER
SHORTING
.100″GOLD
Shunt − 2.54 ×5.97
(mm) Sullins QPC02SXGN-RC Yes Yes
M9, M11, M13,
M15 4 STANDOFF 4-40
ALUMINUM
5/8″
Standoff,
4-40
1/4 ×5/8
− − Keystone 1808 Yes Yes
M16, M18,
M20, M22 4 Screw, 4-40 ×0.25,
PHP
− − − Building Fasteners PMS 440 0025 PH Yes Yes
R1, R5, R9,
R13, R17, R21,
R25, R29, R33,
R37, R41, R45,
R49, R55, R61,
R65, R69, R73,
R77, R83, R89,
R95, R99, R103
24 Resistor 33 W1% 0402 Panasonic ERJ-2RKF33R0X Yes Yes

NB3N1200KMNGEVB, NB3W1200LMNGEVB
http://onsemi.com
13
Table 4. BILL OF MATERIALS FOR THE NB3W1200LMNGEVB EVALUATION BOARD (continued)
Designator Lead
Free
Substi-
tution
Allowed
Manufacturer
Part Number
ManufacturerFootprintToleranceValueDescriptionQty.
R3, R7, R11,
R15, R19, R23,
R27, R31, R35,
R39, R43, R47,
R53, R59, R63,
R67, R71, R75,
R80, R86, R91,
R97, R101,
R105
0 DNI − − 0402 − − − Yes
R10, R14, R18,
R22, R42, R46,
R50, R56, R78,
R84, R90, R96
12 Resistor 0WJumper 0402 Vishay CRCW04020000Z0ED Yes Yes
R51, R52 2 Resistor 49.9 W1% 0603 Panasonic ERJ-3EKF49R9V Yes Yes
R57, R58, R79,
R82, R85, R88 6 Resistor 4.7 kW5% 0603 Panasonic ERJ-3GEYJ472V Yes Yes
R93, R94 2 Resistor 2.2 W5% 0603 Panasonic ERJ-3GEYJ2R2V Yes Yes
R107 1 Resistor 475 W1% 0402 Panasonic ERJ-2RKF4750X Yes Yes
R108, R109 0 DNI − − 0402 − − − Yes
R110, R111,
R114,
R116-R118
6 Resistor 10 kW5% 0402 Panasonic ERJ-2GEJ103X Yes Yes
R112, R113,
R121-R132 14 Resistor 0WJumper 0201 Panasonic ERJ-1GE0R00C Yes Yes
R115 1 Resistor 12 kW1% 0402 Panasonic ERJ-2RKF1202X Yes Yes
R119 1 Resistor 470 W5% 0402 Panasonic ERJ-2GEJ471X Yes Yes
R120 1 Resistor 2.2 kW5% 0402 Panasonic ERJ-2GEJ222X Yes Yes
TP1-TP6,
TP13, TP14 8Test Point Test Point, SMT − TP_5015_ KEYSTONE Keystone 5015 Yes Yes
U1 1 − NB3W1200L − 64-QFN 9 mm ON Semiconductor NB3W1200LMNG No Yes
U2 1 − FT2232H − 64-QFN FTDI FT2232HQ-REEL No Yes
U3 1 − 93LC46B − 8-TSSOP Microchip 93LC46BT-I/ST No Yes
U4 1 − NCP4586,
3.3 V − SOT-23-5 ON Semiconductor NCP4586DSN33T1G No Yes
Y1 1 − 12 MHz − 2.5 ×3.2 (mm)
SMT Abracon Corp ABM8G-12.000MHZ-4Y-T3 Yes Yes
ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks,
copyrights, trade secrets, and other intellectual property. A listing of SCILLC’s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent−Marking.pdf. SCILLC
reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its productsfor any
particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without
limitation special,consequential or incidental damages. “Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications
and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC
does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for
surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where
personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and
its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly,
any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture
of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.
P
UBLICATION ORDERING INFORMATION
N. American Technical Support: 800−282−9855 Toll Free
USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: [phone]
Japan Customer Focus Center
Phone: 81−3−5817−1050
EVBUM2216/D
LITERATURE FULFILLMENT:
Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada
Fax: 303−675−2176 or 800−344−3867 Toll Free USA/Canada
Email: [email protected]
ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
For additional information, please contact your loc
al
Sales Representative