Rockwell RCVDL56DPFL/SP User manual

RCVDL56DPFL/SP,
RCV56DPFL/SP, and
RCV336DPFL/SP Modem Data Pump
Designer's Guide
(Preliminary)
Order No. 1119
February 27, 1997

RCVDL56DPFL/SP, RCV56DPFL/SP, and RCV336DPFL/SP Designer’s Guide
ii 1119
NOTICE
Information furnished by Rockwell International Corporation is believed to be accurate and reliable. However, no responsibility is assumed by
Rockwell International for its use, nor any infringement of patents or other rights of third parties which may result from its use. No license is
granted by implication or otherwise under any patent rights of Rockwell International other than for circuitry embodied in Rockwell products.
Rockwell International reserves the right to change circuitry at any time without notice. This document is subject to change without notice.
K56flex is a trademark of Lucent Technologies and Rockwell International.

RCVDL56DPFL/SP, RCV56DPFL/SP, and RCV336DPFL/SP Designer’s Guide
1119 iii
Table of Contents
1. INTRODUCTION .............................................................................................................................................1-1
1.1 SUMMARY..........................................................................................................................................1-1
1.2 FEATURES .........................................................................................................................................1-2
1.3 TECHNICAL DESCRIPTION................................................................................................................1-3
1.3.2 AudioSpan Modes...............................................................................................................1-5
1.3.3 Data Formats......................................................................................................................1-6
2. HARDWARE INTERFACE...............................................................................................................................2-1
2.1 HARDWARE INTERFACE SIGNALS ...................................................................................................2-1
2.2 LINE TRANSFORMER REQUIREMENTS FOR V.34/V.32 .................................................................2-16
3. SOFTWARE INTERFACE................................................................................................................................3-1
3.1 INTERFACE MEMORY........................................................................................................................3-1
3.1.1 Interface Memory Map........................................................................................................3-1
3.1.2 Interface Memory Signal Definitions ....................................................................................3-1
4. DSP RAM ACCESS.........................................................................................................................................4-1
4.1 INTERFACE MEMORY ACCESS TO DSP RAM..................................................................................4-1
4.2 HOST DSP READ AND WRITE PROCEDURES..................................................................................4-5
4.3 RAM READ AND WRITE EXAMPLES..................................................................................................4-5
4.4 CHANGES TO RAM ADDRESSES......................................................................................................4-5
4.5 DSP RAM DATA SCALING................................................................................................................4-10
5. HDLC OPERATION.........................................................................................................................................5-1
5.1 HDLC FRAMES...................................................................................................................................5-1
5.2 OPERATION.......................................................................................................................................5-2
5.2.1 Transmitter and Receiver Setup..........................................................................................5-2
5.2.2 Transmitter HDLC Operation............................................................................................... 5-3
5.2.3 Receiver HDLC Operation...................................................................................................5-3
5.3 EXAMPLE APPLICATION....................................................................................................................5-4
5.3.1 Transmitter Example (Tx FIFO Disabled).............................................................................5-4
5.3.2 Transmitter Example (Tx FIFO Enabled) .............................................................................5-4
5.3.3 Receiver Example...............................................................................................................5-5
6. HOST FUNCTIONS.........................................................................................................................................6-1
6.1 INTERRUPT REQUEST HANDLING....................................................................................................6-1
6.2 AUTO DIAL PROCEDURE ..................................................................................................................6-1
6.3 AUTO MODE DETECTION..................................................................................................................6-1
6.4 MODEM SELF-TEST INFORMATION..................................................................................................6-6
6.4.1 Controller Self-Test.............................................................................................................6-6
6.4.2 DSP Self-Test.....................................................................................................................6-6
6.5 EQM AVERAGING..............................................................................................................................6-8
6.6 RETRAIN AND AUTOMATIC RATE CHANGE.....................................................................................6-9
6.6.1 Retrain Without a Rate Change...........................................................................................6-9
6.6.2 Retrain With a Rate Change................................................................................................6-9
6.7 HANDSHAKE TIME-OUT TIMERS.......................................................................................................6-9

RCVDL56DPFL/SP, RCV56DPFL/SP, and RCV336DPFL/SP Designer’s Guide
iv 1119
6.8 CLEARDOWN...................................................................................................................................6-10
6.8.1 K56flex Cleardown............................................................................................................6-10
6.8.2 V.34 Cleardown.................................................................................................................6-10
6.8.3 V.32 bis Cleardown...........................................................................................................6-10
7. DESIGN CONSIDERATIONS ..........................................................................................................................7-1
7.1 PC BOARD LAYOUT GUIDELINES.....................................................................................................7-1
7.2 ELECTROMAGNETIC INTERFERENCE (EMI) CONSIDERATIONS....................................................7-3
7.3 CRYSTAL SPECIFICATIONS..............................................................................................................7-5
7.4 RECOMMENDED INTERFACE CIRCUITS..........................................................................................7-6
7.5 PACKAGE DIMENSIONS..................................................................................................................7-10
8. T.30 IMPLEMENTATION.................................................................................................................................8-1
8.1 GENERAL...........................................................................................................................................8-1
8.1.1 Phase A..............................................................................................................................8-1
8.1.2 Phase B..............................................................................................................................8-1
8.1.3 Phase C..............................................................................................................................8-2
8.1.4 Phase D..............................................................................................................................8-2
8.1.5 Phase E..............................................................................................................................8-2
8.2 ERROR CORRECTION MODE............................................................................................................8-2
8.2.1 General...............................................................................................................................8-2
8.2.2 ECM Frame Structure.......................................................................................................8-22
8.3 SIGNAL RECOGNITION ALGORITHM..............................................................................................8-22
9. V.8 OPERATION CONSIDERATIONS.............................................................................................................9-1
9.1 V.8 ORIGINATING MODEM OPERATING PROCEDURE....................................................................9-1
9.1.1 Originating Without CI Option (Default)................................................................................9-1
9.1.2 Originating With CI Option...................................................................................................9-1
9.2 V.8 ANSWERING MODEM OPERATING PROCEDURE......................................................................9-1
9.3 V.8 AND AUTOMODE.........................................................................................................................9-4
9.4 HANDSHAKE MONITORING...............................................................................................................9-5
9.4.1 V.8 Octet Monitoring ...........................................................................................................9-5
10. V.8bis..........................................................................................................................................................10-1
10.1 V.8bis TRANSMITTER.....................................................................................................................10-1
10.2 V.8bis RECEIVER............................................................................................................................10-1
11. ADPCM VOICE COMPRESSION AND DECOMPRESSION.........................................................................11-1
11.1 ADPCM RECEIVER (RX-CODER)...................................................................................................11-1
11.1.1 Mode Selection ...............................................................................................................11-1
11.1.2 Operation........................................................................................................................11-1
11.2 ADPCM TRANSMITTER (TX-DECODER)........................................................................................11-1
11.2.1 Mode Selection ...............................................................................................................11-1
11.2.2 Operation........................................................................................................................11-1
11.3 VOICE AGC ....................................................................................................................................11-5
11.3.1 Voice AGC Parameters...................................................................................................11-5

RCVDL56DPFL/SP, RCV56DPFL/SP, and RCV336DPFL/SP Designer’s Guide
1119 v
12. SIMULTANEOUS AUDIO/VOICE AND DATA (AUDIOSPAN)......................................................................12-1
12.1 ML144/V.61 (V.32bis) AUDIOSPAN CONTROL...............................................................................12-1
12.1.1 AudioSpan Control Registers...........................................................................................12-1
12.1.2 ML144 Mode Selection....................................................................................................12-2
12.1.3 Detecting Remote Off-Hook Status..................................................................................12-2
12.1.4 Generating Ring and Ringback........................................................................................12-2
12.1.5 ML144/V.61 AudioSpan Rate Sequence..........................................................................12-3
12.1.6 Selecting Voice+Data Rates............................................................................................12-4
12.1.7 Maximum Voice+Data Rate.............................................................................................12-4
12.1.8 Data-only or Voice+Data Detection..................................................................................12-4
12.1.9 Speaker Attenuation/Gain Control ...................................................................................12-5
12.1.10 Microphone Gain Control...............................................................................................12-5
12.1.11 TELIN/TELOUT Gain Control.........................................................................................12-6
12.1.12 Handset Echo Canceller................................................................................................12-6
12.2 HOST INTERFACE SELECTION AND SETUP.................................................................................12-7
12.2.1 Typical Operation and Selection of User Interface............................................................12-7
13. SPEAKERPHONE CONFIGURATION.........................................................................................................13-1
13.1 INTERFACE MEMORY REGISTERS...............................................................................................13-1
13.1.1 DTMF and Dual Tone Modes...........................................................................................13-1
13.2 VOICE PATHS ................................................................................................................................13-2
13.2.2 Volume and Microphone Level Control ............................................................................13-8
13.2.3 Voice Loopback (Sidetone Feature).................................................................................13-8
13.2.4 Voice Record, Playback, and Tone Detector Control Register (Address 43E)...................13-8
13.2.5 “Room Monitor” Mode .....................................................................................................13-9
13.2.6 Voice Idle Mode ..............................................................................................................13-9
13.2.7 Business Audio (Sampling Frequency = 11025 Hz)..........................................................13-9
13.3 VOICE AGC ....................................................................................................................................13-9
13.4 SPEAKERPHONE CONVERSTATION RECORD.............................................................................13-9
14. K56flex SETUP AND CODE CHANGES......................................................................................................14-1
14.1 K56flex SETUP................................................................................................................................14-1
14.1.1 Client Modem (Analog Modem) Configuration Procedure.................................................14-1
14.1.2 Server Modem (Digital Modem) Configuration Procedure.................................................14-1
14.1.3 K56flex Bit Definitions......................................................................................................14-3
14.1.4 K56flex Handshake .........................................................................................................14-3
14.1.5 Detecting K56flex............................................................................................................14-4
14.1.6 EQM Readings................................................................................................................14-4
14.1.7 Automatic Data Rate Selection........................................................................................14-4
14.2 RETRAINS AND RENEGOTIATIONS..............................................................................................14-5
14.3 CHANGES TO RAM ADDRESSES..................................................................................................14-6
15. RCV56DPFL/SP DOWNLOADING...............................................................................................................15-1

RCVDL56DPFL/SP, RCV56DPFL/SP, and RCV336DPFL/SP Designer’s Guide
vi 1119
List of Figures
Figure 2-1. RCV336DPFL/SP Modem Functional Interface Signals ....................................................................................2-2
Figure 2-2. RCV56DPFL/SP Modem Functional Interface Signals......................................................................................2-2
Figure 2-3. RCVDL56DPFL/SP Modem Functional Interface Signals..................................................................................2-3
Figure 2-4. MDP Pin Signals - 144-Pin TQFP.....................................................................................................................2-4
Figure 2-5. Host Bus Interface Waveforms ......................................................................................................................2-14
Figure 2-6. DTE Serial Interface Waveforms....................................................................................................................2-15
Figure 3-1. Modem Interface Memory Map........................................................................................................................3-2
Figure 4-1. Method 1 Example - Changing DTMF Tone Duration (LSB)..............................................................................4-6
Figure 4-2. Method 2 Example - Changing RTS-CTS Delay ...............................................................................................4-7
Figure 4-3. Method 3 Example - Changing TONEA THRESHU...........................................................................................4-8
Figure 4-4. Method 4 Example - Reading EQM..................................................................................................................4-9
Figure 4-5. NEWS Masking Registers..............................................................................................................................4-16
Figure 4-6. Tone Detectors..............................................................................................................................................4-19
Figure 4-7. Biquad Filter and Level Detector....................................................................................................................4-21
Figure 4-8. Relationship of EQM to Eye Pattern...............................................................................................................4-24
Figure 4-9. V.34 Symbol Rate Negotiation Process..........................................................................................................4-27
Figure 5-1. HDLC Frame...................................................................................................................................................5-2
Figure 5-2. HDLC Signal Timing.........................................................................................................................................5-6
Figure 6-1. Auto Dial Sequence and Dial Digits..................................................................................................................6-3
Figure 6-2. Host Flowchart - Originating Automode............................................................................................................6-4
Figure 6-3. Host Flowchart - Answering Automode.............................................................................................................6-5
Figure 6-4. Modem Self-Test Results Read Procedure.......................................................................................................6-7
Figure 7-1. Interface Schematic - 144-Pin TQFP................................................................................................................7-7
Figure 7-2. Typical Line Interface.......................................................................................................................................7-8
Figure 7-3. Typical Interface to External Hybrid..................................................................................................................7-8
Figure 7-4. Typical External Speaker Circuit.......................................................................................................................7-9
Figure 7-5. Package Dimensions - 144-Pin TQFP............................................................................................................7-10
Figure 8-1. Basic Block Diagram of G3 Facsimile...............................................................................................................8-3
Figure 8-2. G3 Facsimile Procedure...................................................................................................................................8-4
Figure 8-3. Originating a Fax Call - General.......................................................................................................................8-5
Figure 8-4. Originating a Fax Call - Phase A......................................................................................................................8-6
Figure 8-5. Originating a Fax Call - Phase B......................................................................................................................8-7
Figure 8-6. Originating a Fax Call - Phase C......................................................................................................................8-8
Figure 8-7. Originating a Fax Call - Phase D......................................................................................................................8-9
Figure 8-8. Answering a Fax Call - General......................................................................................................................8-10
Figure 8-9. Answering a Fax Call - Phase A (CNG)..........................................................................................................8-11
Figure 8-10. Answering a Fax Call - Phase A (CED) ........................................................................................................8-12
Figure 8-11. Answering a Fax Call - Phase B...................................................................................................................8-13
Figure 8-12. Answering a Fax Call - Phase C...................................................................................................................8-14

RCVDL56DPFL/SP, RCV56DPFL/SP, and RCV336DPFL/SP Designer’s Guide
1119 vii
Figure 8-13. Answering a Fax Call - Phase D...................................................................................................................8-15
Figure 8-14. Transmitting FSK/HDLC Signals...................................................................................................................8-16
Figure 8-15. Low Speed Configuration Routine................................................................................................................8-17
Figure 8-16. Transmit Preamble Routine..........................................................................................................................8-18
Figure 8-17. Transmit Parallel Data Routine.....................................................................................................................8-19
Figure 8-18. Receive FSK/HDLC Signals.........................................................................................................................8-20
Figure 8-19. High Speed Configuration Routine ...............................................................................................................8-21
Figure 8-20. HDLC Frame Structure................................................................................................................................8-23
Figure 8-21. Phase C Format ..........................................................................................................................................8-24
Figure 8-22. ECM Frame Structure..................................................................................................................................8-25
Figure 8-23. ECM Message Protocol Example.................................................................................................................8-26
Figure 8-24. PPS and PPR Frame Structure....................................................................................................................8-27
Figure 8-25. FSK Signal Recognition Algorithm................................................................................................................8-28
Figure 9-1. Phase 2 Receiver States..................................................................................................................................9-7
Figure 9-2. Phase 2 Transmitter States..............................................................................................................................9-7
Figure 9-3. Phase 3 States................................................................................................................................................9-8
Figure 9-4. Phase 4 States................................................................................................................................................9-8
Figure 11-1. ADPCM Rx-Coder........................................................................................................................................11-2
Figure 11-2. ADPCM Tx-Decoder ....................................................................................................................................11-2
Figure 11-3. Rx-Coder Operation.....................................................................................................................................11-3
Figure 11-4. Tx-Decoder Operation .................................................................................................................................11-4
Figure 13-1. Voice Flow Block Diagram............................................................................................................................13-3
Figure 13-2. Transmit Voice Paths...................................................................................................................................13-4
Figure 13-3. Receiver Voice Paths...................................................................................................................................13-5

RCVDL56DPFL/SP, RCV56DPFL/SP, and RCV336DPFL/SP Designer’s Guide
viii 1119
List of Tables
Table 1-1. Modem Models and Differences........................................................................................................................1-1
Table 1-2. Configurations, Signaling Rates, and Data Rates...............................................................................................1-4
Table 1-3. RTS-CTS Response Times...............................................................................................................................1-5
Table 2-1. MDP Pin Signals - 144-Pin TQFP......................................................................................................................2-5
Table 2-2. MDP Signal Definitions......................................................................................................................................2-7
Table 2-3. Digital Electrical Characteristics.......................................................................................................................2-12
Table 2-4. Analog Electrical Characteristics .....................................................................................................................2-12
Table 2-5. Current and Power Requirements ...................................................................................................................2-13
Table 2-6. Absolute Maximum Ratings.............................................................................................................................2-13
Table 2-7. Host Bus Interface Timing...............................................................................................................................2-13
Table 3-1. Interface Memory Bit Definitions........................................................................................................................3-3
Table 3-2. ABCODE Error Code Definitions .....................................................................................................................3-25
Table 4-1. Interface Memory RAM Addresses....................................................................................................................4-2
Table 4-2. R and E Rate Sequences - V.32 to V.32 (V32BS = 0)......................................................................................4-13
Table 4-3. R and E Rate Sequences - V.32 bis to V.32 bis (V32BS = 1)...........................................................................4-13
Table 4-4. TONEA, TONEB, and TONEC DSP RAM Addresses (Hex).............................................................................4-19
Table 4-5. TONEA, TONEB, and TONEC Default Values (Hex)........................................................................................4-19
Table 4-6. Example Tone Detector Filter Coefficients.......................................................................................................4-21
Table 4-7. V.34 Rate Sequence Mask Bit Assignments....................................................................................................4-33
Table 4-8. V.34 Remote Mode Data Rate Capability Bit Assignments...............................................................................4-34
Table 6-1. Interrupt Request Bits.......................................................................................................................................6-2
Table 6-2. Auto Dial Default Values ...................................................................................................................................6-2
Table 7-1. Modem Pin Noise Characteristics......................................................................................................................7-2
Table 7-2. Crystal Specifications - 56.448 MHz..................................................................................................................7-5
Table 9-1. V.8 Host Control Bits.........................................................................................................................................9-2
Table 9-2. V.8 Status Bits..................................................................................................................................................9-2
Table 9-3. Modulation Modes.............................................................................................................................................9-3
Table 9-4. CM Frame ........................................................................................................................................................9-3
Table 9-5. CI Frame..........................................................................................................................................................9-3
Table 9-6. JM Frame.........................................................................................................................................................9-4
Table 9-7. CallFunctionsAllowed........................................................................................................................................9-4
Table 9-8. Automode Parameters......................................................................................................................................9-4
Table 9-9. Receiver Handshake Phase and States.............................................................................................................9-5
Table 9-10. Transmitter Handshake Phase and States.......................................................................................................9-6
Table 10-1. V.8 bis Codewords........................................................................................................................................10-1
Table 11-1. ADPCM Voice Mode Selection......................................................................................................................11-2
Table 11-2. Voice AGC Parameters.................................................................................................................................11-5
Table 13-1. DTMF Routing ..............................................................................................................................................13-1
Table 13-2. Dual Tone Frequency Parameters.................................................................................................................13-1

RCVDL56DPFL/SP, RCV56DPFL/SP, and RCV336DPFL/SP Designer’s Guide
1119 ix
Table 14-1. K56flex Data Rate Versus Configuration and Data Rate Mask Values............................................................14-2
Table 14-2. K56flex Data Rate Versus Speed Bit Values..................................................................................................14-2
Table 14-3. ARA Values ..................................................................................................................................................14-6
Table 14-4. Speed Selection............................................................................................................................................14-6

RCVDL56DPFL/SP, RCV56DPFL/SP, and RCV336DPFL/SP Designer’s Guide
x1119
This page is intentionally blank.