
SAMSUNG Proprietary-Contents may change without notice
SGH-P400 CircuitDescription
ThisDocumentcan notbe used withoutSamsung'sauthorization
2-6
motorvoltageof1.1Vto2.5Vin20mVstepsandwhilesinkingupto100mA.
Forefficientuse,thevibratormotorshould be connected betweenthemain
batteryandtheVIB_DRVoutput.
5)Memory
This system usesSHARP'smemory,LRS1828A.
Itisconsisted of128Mbitsflashmemoryand32MbitspsuedoSRAM.Ithas
16 bitdataline,D[0~15]whichisconnected totrident,LCDorCSP1093.It
has22 bitaddress lines,A[1~22].Theyareconnected too.CP_CSROMENand
CO_CSROM2ENsignals,chipselectsignalsinthetridentenabletwomemories.
Theyuse3voltsupplyvoltage,V_ccdand1.8voltsupplyvoltage,Vcc_1.8ain
thePSC2106.Duringwrtingprocess,CP_WENislowanditenableswriting
process toflashmemoryandpseudoSRAM.Duringreadingprocess,CP_OEN
islowanditoutputinformationwhichislocated at theaddress fromthe
tridentintheflashmemoryorSRAMtodatalines.Eachchipselectsignalsin
thetridentselectmemoryamong2flashmemoryand2SRAM.Reading or
writingprocedureisprocessed afterCP_WENorCP_OENisenabled.Memories
useFLASH_RESET,whichisbuffered signalofRESETfromPSC2106,forESD
protection.A[0]signalenableslowerbyteofpseudoSRAMandUPPER_BYTE
signalenableshigherbyteofpseudoSRAM.
6)Trident
Tridentisconsisted ofARMcoreandDSPcore.Ithas20K*16bitsRAM
144K*16bitsROMintheDSP.Ithas4K*32bitsROMand2K*32bitsRAMinthe
ARMcore.DSPisconsisted oftimer,one bitinput/outputunit(BIO),JTAG,EMI
andHDS(HardwareDevelopmentSystem).ARMcoreisconsisted ofEMI,
PIC(ProgrammableInterruptController),reset/power/clockunit,DMAcontroller,
TIC(TestInterfaceController),peripheralbridge,PPI,SSI(SynchronousSerial
Interface),ACC(Asynchronouscommunicationscontrollers),timer,ADC,
RTC(Real-TimeClock)andkeyboardinterface.
DSP_AB[0~8],address linesofDSPcoreandDSP_DB[0~15],datalinesof
DSPcoreareconnected toCSP1093.A[0~20],address linesofARMcoreand
D[0~15],datalinesofARMcoreareconnected tomemory,LCDandYMU759.
ICP(InterprocessorCommunicationPort)controlsthecommunicationbetween
ARMcoreandDSPcore.
CSROMEN,CSRAMENandCS1NtoCS4Ninthe ARMcoreareconnected to
eachmemory.WENand OENcontroltheprocess ofmemory.External
IRQ(InterruptReQuest)signalsfromeachunits,suchas,YMU,Ear-jack,
Ear-mic andCSP1093,need thecompatibleprocess.