SOYO 5EAS5 Use and care manual

5EAS5
P54C/P55CPCIMainboard
User’sGuide&
TechnicalReference


SOYO
TM
AboutThisGuide
ThisUser’sGuideisforassistingsystemmanufacturersand end usersinsetting
up and installingthemainboard.Informationinthisguidehasbeencarefully
checkedforreliability;however,noguarantee isgivenastothecorrectness of
thecontents.Theinformationinthisdocumentissubjecttochangewithout
notice.
CopyrightNotice
Copyright1997,SoyoComputerInc.All rightsreserved.Thismanualis
copyrightedbySoyoComputerInc.Youmaynotreproduce,transmit,transcribe,
storeinaretrievalsystem,ortranslateintoanylanguage,inanyformorbyany
means,electronic,mechanical,magnetic,optical,chemical,manual,orotherwise,
anypartofthispublicationwithoutexpress writtenpermissionofSoyoComputer
Inc.
Trademarks
SoyoisaregisteredtrademarkofSoyoComputerInc.All trademarksarethe
propertyoftheirowners.
Disclaimer
SoyoComputerInc.makesnorepresentationsorwarrantiesregardingthe
contentsofthismanual.Wereservetherighttorevisethemanualormake
changesinthespecificationsoftheproductdescribedwithinit atanytime
withoutnoticeand withoutobligationtonotifyanypersonofsuchrevisionor
change.Theinformationcontainedinthismanualisprovidedforgeneraluseby
ourcustomers.Ourcustomersshouldbeawarethatthepersonalcomputerfieldis
thesubjectofmanypatents.Ourcustomersshouldensurethattheytake
appropriateactionsothattheiruseofourproductsdoesnotinfringeuponany
patents.ItisthepolicyofSoyoComputerInc.torespectthevalidpatentrightsof
thirdpartiesand nottoinfringeuponorassistotherstoinfringeuponsuchrights.
Restricted RightsLegend
Use,duplication,ordisclosurebytheGovernmentissubjecttorestrictionsset
forthinsubparagraph (c)(1)(ii)oftheRightsinTechnicalDataand Computer
Softwareclauseat252.277-7013.
ProductRights
Productmentionedinthismanualarementionedforidentificationpurposeonly.
Productnamesappearinginthismanualmayormaynotberegisteredtrademarks
orcopyrightsoftheirrespectivecompanies.
Ifyouneedanyfurtherinformation,pleasecometoourhomepageoninternet.
Theaddress is“http://ww.soyo.com.tw”.

TableofContents
Chapter1:Introduction……….…………..….………..1
KeyFeatures………………………………..…………………1
UnpackingtheMainboard…………………………………2
ElectrostaticDischargePrecautions……………………….2
MainboardLayoutW/Default Settings……..…………………3
RemarksontheCyrixandIBMP200 CPUs……..………….5
VoltageSettingList……………………………………………5
Chapter2:HardwareSetup.………………………..6
Jumpers…..…………………………………..………………6
JP5:CMOSClearJumper……………..…………………..6
J25:EMIGroundPin……………………………….6
JP16:PCIBusAsynchronous/SynchronousJumper…..7
CPUTypeConfiguration……………………………………8
Step1:FrequencySetting…………………………………..8
P54C/P55C-75/90/100 CPUSettings(1.5xclock)…….8
P54C/P55C-100/120/133 CPUSettings(2.0xclock)….9
P54C/P55C-150/166 CPUSettings(2.5xclock)……..10
P54C/P55C-180/200 CPUSettings(3.0xclock)……..10
3.5x clockCPUSettings(233 MHzCPUs)….……..11
4.0x clockCPUSettings(266 MHzCPUs)…………11
Step2:CPUSingle/DualVoltageSetting……..………12
SingleVoltageCPUSetting……….………………12
DualVoltageCPUSetting………………………..13
MemoryConfiguration……………………………………..13
MemoryConfigurationTable……………………………..14
RAMBankInstallationNotice…………..…………….14
CacheConfiguration……………………………………….14
CacheSizeandRAMLocations………………………….14
Multi I/OPortAddresses…………………………………..15
Connectors…………..………………………………………….15
COM1,COM2-COM1/COM2Connectors…………………15
FDCConnector…………………………………………..…15
J19-HardwareResetControl………………………………..15
J24-HDD LEDConnectors…………………………………15
CN5-IRConnector……………………………………..16
CN2-KeyboardConnector……………………………..16

J17-Keylock&PowerLEDConnector……………………..16
IDE1/IDE2-OnboardPrimary/SecondaryIDEConnectors.16
CN1-PS/2MouseConnector…………………………..16
PRT-ParallelPortConnector…………………………..16
ATPowerConn.-ATpowersupplyconnector……..16
J23:SleepSwitchConnectorEnable/Disable…………….17
CN3-UniversalSerialBusConnectors……………………17
J18 speaker………………………………………………..17
Chapter3:BIOSsetup……..….………..……….……..18
StandardCMOSSetup……….…….…….… … .………19
BIOSFeaturesSetup………….…..………….………21
ChipsetFeaturesSetup…..……..……………..…….…24
PowerManagementSetup………....………………26
PNP/PCIConfigurationSetup…………..… … .………29
LoadSetup Defaults………..………..….……………31
LoadBIOSDefaults………..….………...…..………31
IntegratedPeripherals……………...……….………32
SupervisorPassword...………………..………………34
USERPassword…….………….…….………………35
IDEHDD AutoDetection…….………..…….………36
Appendix……….…………….…………..……….… … ..37
AppendixA:JumperforCyrix/IBMCPU(J100)……..…..37
AppendixB:QuickInstallationGuide..………..….…38

1 Introduction
The EQ82C661X PCI mainboard is a high-performance AT form-factor
system board that supports P54C/P55C family CPUs. You can order
512K of external cache memory on the mainboard. The mainboard is
fully compatible with industry standards, and adds many technical
enhancements.
Key Features
¥ CPU
Ñ Supports P54C/P55C family CPUs running at 90~200 MHz
speeds; Cyrix/IBM CPUs running at PR120+~PR200+speeds;
and AMD K5/K6 CPUs running at PR75 ~ PR233 speeds
Ñ Two kinds of mainboards are available: one is the Normal edition
which supports above listed CPUs and the other is the IBM CPU
attached edition which supports the IBM 6x86 P200+CPU only
ÑSupports SOCKET 7 for upgrade
Ñ Supports P54C/P55C series SMM Mode and CPU Stop Clock
¥ L2 Cache Controller
Ñ Write Back Cache Modes and Direct Mapped Organization
Ñ On-board 512K Pipeline Burst SRAMs Cache
¥ DRAM Controller
Ñ Supports FPM/EDO/Burst EDO/Synchronous Ð DRAM
Ñ Supports 1 stripsof 8/16/32 MB Unbuffered DIMMs
Ñ On-board memory configurations from 4 to 256 Mbytes
Ñ Supports ÒTable-FreeÓ DRAM configuration in any SIMM bank
¥ BUS Controller
Ñ Compliant to PCI specifications v2.1
Ñ Three 32-bit PCI slots (Masters) and four ISA slots, 4-layer PCB
ÑSupports Universal Serial Bus Ñ USB
¥ Peripheral Controller
Ñ System BIOS built-in NCR805 SCSI Card BIOS and ÒPlug and
PlayÓ function
Ñ On-board built-in PCI Master IDE controller and floppy controller
Ñ On-board supports for two high speed UARTS (w/i 16550 FIFO),
one ECP/EPP/SPP compatible parallel port, and one PS/2 mouse
port
Ñ On-board supports FLASH Memory for easy upgrade BIOS

2Introduction
Unpacking the Mainboard
The mainboard package contains:
¥ The EQ82C661X Mainboard
¥ This UserÕs Guide
Note: Do not unpack the mainboard until you are ready to install it.
Follow the precautions below while unpacking the mainboard.
1. Before handling the mainboard, ground yourself by grasping an
unpainted portion of the systemÕs metal chassis.
2. Remove the mainboard from its anti-static packaging and place it on
a grounded surface, component side up.
3. Check the mainboard for damage. If any chip appears loose, press
carefully to seat it firmly in its socket.
Do not apply power if the mainboard appears damaged. If there is
damage to the board contact your dealer immediately.
Electrostatic Discharge Precautions
Make sure you ground yourself before handling the mainboard or other
system components. Electrostatic discharge can easily damage the
components. Note that you must take special precaution when handling
the mainboard in dry or air-conditioned environments.
Take these precautions to protect your equipment from electrostatic
discharge:
¥ Do not remove the anti-static packaging until you are ready to install
the mainboard and other system components.
¥ Ground yourself before removing any system component from its
protective anti-static packaging. To ground yourself grasp the
expansion slot covers or other unpainted portions of the computer
chassis.
¥ Frequently ground yourself while working, or use a grounding strap.
¥ Handle the mainboard by the edges and avoid touching its
components.

Introduction 3
Mainboard Layout w/ Default Settings
2
2 2
3 3
1
14
14
54
17 16
18 15
11
1212
13
8
710
9
2
6
Figure 1Ð1. Mainboard Layout
1. ZIF socket 7 (for P54C/P55C) 10. SIMM Bank
2. EQ82C661X Chipset 11. Floppy Connector
3. Pipelined Burst SRAM 12. IDE1/IDE2 Connector
4. Super I/O Chip 13. Parallel Port Connector
5. PnP FLASH BIOS 14. COM1/COM2 Connector
6. TAG SRAM 15. AT Power Connector
7. ISA Slots 16. KB Connector
8. PCI Slots 17. PS/2 Mouse Connector
9. Unbuffered DIMM Bank 18. 3 Volt. Lithium Battery

4Introduction
Figure1-2. MainboardDefault Setting
Important:Makesurethesystemiswell ventilatedto prevent
overheating andensuresystemstability.
Default settingsare asfollows:Pentium133MHz(P54C)CPU,512K
PipelinedBurstcache,On-boardPCIE-IDE Enabled,2high speed
UARTSEnabled(w/16550 FIFO),1EPP/ECPport(ECP+EPP mode),
5V DRAM/3.3V DIMM,andATpowersupply.
11
USB
J25
1IR
CN5
2
4
JP31
586CPU
Family
JP13
JP14
1
JP16
JP12
JP11
JP10
EQ6619
JP30 4
2
64Kx32 64Kx32
EQ6617 EQ6617
JP5
JP32
CN1CN2
FLASH BIOS
EQ6618
J100
JP15
(KB)
(PS/2

Introduction 5
Remarkson the Cyrixand IBMP200
+
CPUs
PleasenotethatifyouuseaCyrixorIBMP200+CPU,youwill havetosetthe
frequencyto75MHz.Youwill alsohavetosetJP16,thePCIbusfrequency
jumpertoasynchronoustohavethePCIbusrunon32MHz,inordertoavoid
problemswithadd-oncards.IfyouchoosetorunthePCIbusonahigher
frequency,pleaseuseonlyhigh-endadd-oncardsthatarespecifiedtofunction
onhigherbusfrequencies.Pleasenotethatusinga75MHzbusclockalsoplaces
higherdemandsontheDRAMmain-memory,thereforeonlyusehigh-end
SIMM/DIMM moduleswhenthisisthecase.
Voltage settingslist
Jumpers30,31 and32 settheprocessorvoltage.Ifyouareusingasinglevoltage
processorclosejp31 andopenjp30.Jp31 shortstheprocessorVcorevoltagepins
totheViopinswhenclosed.IfyouuseadualvoltageCPU,openjp31 andclose
jp30.
Jp32 setsthevoltage,pleaserefertothefollowingtable:
voltage JP32
1-2 3-4 5-6 7-8
3.5Vclose close close close
3.4Vclose close closeopen
3.3Vclose closeopenclose
3.2Vclose closeopenopen
3.1Vcloseopenclose close
3.0Vcloseopencloseopen
2.9Vcloseopenopenclose
2.8Vcloseopenopenopen
2.7Vopenclose close close
2.6Vopenclose closeopen
2.5Vopencloseopenclose
2.4Vopencloseopenopen
2.3Vopenopenclose close
2.2Vopenopencloseopen
2.1Vopenopenopenclose
2.0Vopenopenopenopen

2 Hardware Setup
This chapter is designed for Normal edition mainboard use only and it
explains how to configure the mainboardÕs hardware. After you install
the mainboard, you can set jumpers, install memory on the mainboard,
and make case connections. Refer to this chapter whenever you upgrade
or reconfigure your system.
CAUTION:Turn off power to the mainboard, system chassis, and
peripheral devices before performing any work on the
mainboard or system.
Jumpers
JP5: CMOS Clear Jumper
Clear the CMOS memory by momentarily shorting pin 2Ð3; then
shorting pin 1Ð2 to retain new settings.
CMOS Setting JP5
Retain CMOS data
(default)
1
Clear CMOS data
1
J25: EMI Ground Pin
J25 is designed for eliminating the EMI signals. Short or open J25 when
is needed.